Madhuri Sada

1 Bit Full Adder Cell for reducing low leakage current

VLSI

• Broschiertes Buch

Produktbeschreibung

As technology scales into the nanometer regime leakage current, active power, delay and area are the important metric for the analysis and design of complex arithmetic logic circuits. In this paper, low leakage 1bit full adder cell are proposed for mobile applications and a novel technique has been introduced with improved staggered phase damping technique and also Gated Diffusion Input (GDI) technique for further reduction in the Active power. Leakage power is being estimated when the circuits are connected with a sleep transistor, Further compared to the Base case and Design1 and Design2 and GDI Technique when a circuit is connected to sleep transistor. We introduced a new transistor resizing approach for 1bit full adder cells to determine the optimal sleep transistor size which reduce the leakage power and Area. The simulation results depicts that the proposed design also leads to efficient 1bit full adder cells in terms of standby leakage power, active power. We have performed simulations using Microwind 90nm standard CMOS technology at room temperature with supply voltage of 1V.

---

Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.

Produktdetails

• Verlag: LAP Lambert Academic Publishing
• Seitenzahl: 108
• Erscheinungstermin: 6. November 2012
• Englisch
• Abmessung: 220mm x 150mm x 7mm
• Gewicht: 179g
• ISBN-13: 9783659295065
• ISBN-10: 365929506X
• Artikelnr.: 36743984

Autorenporträt

Mrs. S.Madhuri (wife of B.Krishna Kishore,Assistant Engineer) holds M.Tech in India from Vagdevi Institute of Technology,Proddatur(India).She completed B.Tech (Under Graduation) from J.N.T.U,Hyderabad(India) and an M.Tech in VLSI from Jawaharlal Nehru Technological University,Ananthapur(India).She teaches at Akshaya Bharathi Institute of Technology