Andere Kunden interessierten sich auch für
![Improved Architecture Of 256 Bit CSLA For Reduced Area Applications]( "Improved Architecture Of 256 Bit CSLA For Reduced Area Applications")
Improved Architecture Of 256 Bit CSLA For Reduced Area Applications23,99 €![64-bit RISC Processor using VHDL]( "64-bit RISC Processor using VHDL")
64-bit RISC Processor using VHDL29,99 €![Design of Proposed Hybrid 128-bit Parallel Adder/Subtractor]( "Design of Proposed Hybrid 128-bit Parallel Adder/Subtractor")
Design of Proposed Hybrid 128-bit Parallel Adder/Subtractor26,99 €![1 Bit Full Adder Cell for reducing low leakage current]( "1 Bit Full Adder Cell for reducing low leakage current")
1 Bit Full Adder Cell for reducing low leakage current32,99 €![Processore RISC a 64 bit con VHDL]( "Processore RISC a 64 bit con VHDL")
Processore RISC a 64 bit con VHDL29,99 €![64-Bit-RISC-Prozessor mit VHDL]( "64-Bit-RISC-Prozessor mit VHDL")
64-Bit-RISC-Prozessor mit VHDL43,90 €![Review of Logic Circuits and Designing of Combinational Circuits]( "Review of Logic Circuits and Designing of Combinational Circuits")
Review of Logic Circuits and Designing of Combinational Circuits32,99 €
CMOS is an attractive technology for the realization of Very large Scale Integration (VLSI) system. Over past decade, CMOS technology has played an increasingly important role in the global integrated circuit design. However conventional static CMOS design techniques suffer from the drawback of higher penalty on silicon area, less density packed , low speed and high power dissipation. In these cases, it is desirable to implement smaller and faster gates.The increasing demand for low power very large scale integration (VLSI) can be addressed at different design levels,such as the architecture,circuit, and layout level. Addition is the most commonly used arithmetic operation in microprocessor and DSPs, and it is often one of the speed-limiting-element. Hence optimization of the adder both in terms of speed and/or power consumption should be pursued. During the design of an adder we have to make two choices in regard to different design abstraction levels. One is the responsible forthe adder s architecture implemented with the one-bit full adder as a building block .The other defines the specific design style at transistor level to implement the one-bit full adder.