Andere Kunden interessierten sich auch für
![CAPACITIVELY COUPLED CHIP-TO-CHIP INTERCONNECT DESIGN]( "CAPACITIVELY COUPLED CHIP-TO-CHIP INTERCONNECT DESIGN")
CAPACITIVELY COUPLED CHIP-TO-CHIP INTERCONNECT DESIGN38,99 €![Design Framework and Methodology for Synthesis of Networks-On-Chip]( "Design Framework and Methodology for Synthesis of Networks-On-Chip")
Design Framework and Methodology for Synthesis of Networks-On-Chip32,99 €![Machine Learning Techniques for VLSI Chip Design]( "Machine Learning Techniques for VLSI Chip Design")
Machine Learning Techniques for VLSI Chip Design203,99 €![Fundamentals of System-on-Chip Design on Arm Cortex-M Microcontrollers]( "Fundamentals of System-on-Chip Design on Arm Cortex-M Microcontrollers")
Fundamentals of System-on-Chip Design on Arm Cortex-M Microcontrollers100,99 €![Built-in Fault-Tolerant Computing Paradigm for Resilient Large-Scale Chip Design]( "Built-in Fault-Tolerant Computing Paradigm for Resilient Large-Scale Chip Design")
Built-in Fault-Tolerant Computing Paradigm for Resilient Large-Scale Chip Design147,99 €![Built-in Fault-Tolerant Computing Paradigm for Resilient Large-Scale Chip Design]( "Built-in Fault-Tolerant Computing Paradigm for Resilient Large-Scale Chip Design")
Built-in Fault-Tolerant Computing Paradigm for Resilient Large-Scale Chip Design147,99 €![Modern System-on-Chip Design on Arm]( "Modern System-on-Chip Design on Arm")
Modern System-on-Chip Design on Arm95,99 €
- With the advent of deep sub-micron technology, System-on-Chip (SOC) architectures are becoming possible for a range of applications. However, as single chip systems become a reality, ingenious solutions are needed for many arising architectural issues. One such issue is the design of an on-chip interconnect to facilitate communications among different IP blocks. - The integration of multiple cores on a single die has signaled the beginning of a communication- centric design philosophy rather than a computationally centered one. Further, the introduction of nano-scale technology has emphasized the importance of a communication-conscious design where global wiring delays do not scale down as fast as gate delays in newer technologies. Therefore, on- chip interconnections are expected to be a major hurdle in the design of embedded SoC architectures and high-performance multicore architectures alike.