Andere Kunden interessierten sich auch für
![Un bist logico affidabile con approccio scalabile]( "Un bist logico affidabile con approccio scalabile")
Un bist logico affidabile con approccio scalabile29,99 €![Ein zuverlässiges logisches Bist mit skalierbarem Ansatz]( "Ein zuverlässiges logisches Bist mit skalierbarem Ansatz")
Ein zuverlässiges logisches Bist mit skalierbarem Ansatz39,90 €![Uma lista lógica fiável com abordagem escalável]( "Uma lista lógica fiável com abordagem escalável")
Uma lista lógica fiável com abordagem escalável29,99 €![Nadezhnyj logicheskij bist s masshtabiruemym podhodom]( "Nadezhnyj logicheskij bist s masshtabiruemym podhodom")
Nadezhnyj logicheskij bist s masshtabiruemym podhodom15,99 €![Scalable and low power N.O.C design for reconfigurable system]( "Scalable and low power N.O.C design for reconfigurable system")
Scalable and low power N.O.C design for reconfigurable system55,99 €![Low Power CMOS Approximate Voting Architecture for Reliable Computing]( "Low Power CMOS Approximate Voting Architecture for Reliable Computing")
Low Power CMOS Approximate Voting Architecture for Reliable Computing26,99 €![Diplo Cloud:Efficient and Scalable Management of RDF Data in the Cloud]( "Diplo Cloud:Efficient and Scalable Management of RDF Data in the Cloud")
Diplo Cloud:Efficient and Scalable Management of RDF Data in the Cloud29,99 €
We propose a novel scalable approach to reduce the PD during at-speed test of sequential circuits with scan-based LBIST using the launch-on-capture scheme. This is achieved by reducing the activity factor of the CUT, by proper modification of the test vectors generated by the LBIST of sequential ICs. The generation of significant power droop (PD) during at-speed test performed by Logic Built-In Self Test (LBIST) is a serious concern for modern ICs.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.