Andere Kunden interessierten sich auch für
![Hardware Accelerated Functional Verification]( "Hardware Accelerated Functional Verification")
Hardware Accelerated Functional Verification32,99 €![FPGA Accelerated Features Extraction]( "FPGA Accelerated Features Extraction")
FPGA Accelerated Features Extraction48,99 €![Accelerated Lattice Boltzmann Model for Colloidal Suspensions]( "Accelerated Lattice Boltzmann Model for Colloidal Suspensions")
Accelerated Lattice Boltzmann Model for Colloidal Suspensions74,99 €![Accelerated Processing Unit]( "Accelerated Processing Unit")
Accelerated Processing Unit39,00 €![Accelerated Strategic Computing Initiative]( "Accelerated Strategic Computing Initiative")
Accelerated Strategic Computing Initiative29,00 €![Accelerated Graphics Port]( "Accelerated Graphics Port")
Accelerated Graphics Port49,00 €![Edge Detection in Image Processing]( "Edge Detection in Image Processing")
Edge Detection in Image Processing40,99 €
This thesis work presents the implementation and validation of image processing problems in hardware to estimate the performance and precision gain. It compares the implementation for the addressed problem on a Field Programmable Gate Array (FPGA) with a software implementation for a General Purpose Processor (GPP) architecture. For both solutions the implementation costs for their development is an important aspect in the validation. The analysis of the flexibility and extendability that can be achieved by a modular implementation for the FPGA design was another major aspect. This work is based upon approaches, which included the detection of Binary Large OBjects (BLOBs) in static images and continuous video streams. One addressed problem of this work is the tracking of the detected BLOBs in continuous image material. This has been implemented for the FPGA platform and the GPP architecture. Both approaches have been compared with respect to performance and precision.