Andere Kunden interessierten sich auch für
![Adaptive Techniques for Mixed Signal System on Chip]( "Adaptive Techniques for Mixed Signal System on Chip")
Adaptive Techniques for Mixed Signal System on Chip122,99 €![Low-Power Low-Voltage Sigma-Delta Modulators in Nanometer CMOS]( "Low-Power Low-Voltage Sigma-Delta Modulators in Nanometer CMOS")
Low-Power Low-Voltage Sigma-Delta Modulators in Nanometer CMOS122,99 €![Low-Power Low-Voltage Sigma-Delta Modulators in Nanometer CMOS]( "Low-Power Low-Voltage Sigma-Delta Modulators in Nanometer CMOS")
Low-Power Low-Voltage Sigma-Delta Modulators in Nanometer CMOS74,99 €![High-Speed Photodiodes in Standard CMOS Technology]( "High-Speed Photodiodes in Standard CMOS Technology")
High-Speed Photodiodes in Standard CMOS Technology123,99 €![Systematic Modeling and Analysis of Telecom Frontends and their Building Blocks]( "Systematic Modeling and Analysis of Telecom Frontends and their Building Blocks")
Systematic Modeling and Analysis of Telecom Frontends and their Building Blocks110,99 €![High-Speed Photodiodes in Standard CMOS Technology]( "High-Speed Photodiodes in Standard CMOS Technology")
High-Speed Photodiodes in Standard CMOS Technology74,99 €![Design of High Voltage xDSL Line Drivers in Standard CMOS]( "Design of High Voltage xDSL Line Drivers in Standard CMOS")
Design of High Voltage xDSL Line Drivers in Standard CMOS74,99 €
Adaptive Techniques for Mixed Signal Sytem on Chip discusses the concept of adaptation in the context of analog and mixed signal design along with different adaptive architectures used to control any system parameter. The first part of the book gives an overview of the different elements that are normally used in adaptive designs including tunable elements as well as voltage, current, and time references with an emphasis on the circuit design of specific blocks such as voltage-controlled transconductors, offset comparators, and a novel technique for accurate implementation of on chip resistors. While the first part of the book addresses adaptive techniques at the circuit and block levels, the second part discusses adaptive equalization architectures employed to minimize the impact of ISI (Intersymbol Interference) on the quality of received data in high-speed wire line transceivers. It presents the implementation of a 125Mbps transceiver operating over a variable length of Category 5 (CAT-5) Ethernet cable as an example of adaptive equalizers.