Advanced Hardware Design for Error Correcting Codes

Herausgegeben:Chavet, Cyrille; Coussy, Philippe

• Gebundenes Buch

Produktbeschreibung

This book provides thorough coverage of error correcting techniques. It includes essential basic concepts and the latest advances on key topics in design, implementation, and optimization of hardware/software systems for error correction. The book's chapters are written by internationally recognized experts in this field. Topics include evolution of error correction techniques, industrial user needs, architectures, and design approaches for the most advanced error correcting codes (Polar Codes, Non-Binary LDPC, Product Codes, etc). This book provides access to recent results, and is suitable for graduate students and researchers of mathematics, computer science, and engineering.

- Examines how to optimize the architecture of hardware design for error correcting codes;

- Presents error correction codes from theory to optimized architecture for the current and the next generation standards;

- Provides coverage of industrial user needs advanced error correcting techniques.

Advanced Hardware Design for Error Correcting Codes includes a foreword by Claude Berrou.

Produktdetails

• Verlag: Springer / Springer International Publishing / Springer, Berlin
• Artikelnr. des Verlages: 86347063, 978-3-319-10568-0
• 2015
• Seitenzahl: 204
• Erscheinungstermin: 11. November 2014
• Englisch
• Abmessung: 241mm x 160mm x 17mm
• Gewicht: 457g
• ISBN-13: 9783319105680
• ISBN-10: 331910568X
• Artikelnr.: 41202174

Autorenporträt

Cyrille Chavet is an Associate Professor at Associate Professors at Université de Bretagne Sud, Lorient, France. Philippe Coussy is an Associate Professor at Associate Professors at Université de Bretagne Sud, Lorient, France.

Inhaltsangabe

User Needs.- Challenges and Limitations for Very High Throughput Decoder Architectures for Soft-Decoding.- Implementation of Polar Decoders.- Parallel architectures for Turbo Product Codes Decoding.- VLSI implementations of sphere detectors.- Stochastic Decoders for LDPC Codes.- MP-SoC/NoC architectures for error correction.- ASIP design for multi-standard channel decoders.- Hardware design of parallel interleaver architecture: a survey.

---

User Needs.- Challenges and Limitations for Very High Throughput Decoder Architectures for Soft-Decoding.- Implementation of Polar Decoders.- Parallel architectures for Turbo Product Codes Decoding.- VLSI implementations of sphere detectors.- Stochastic Decoders for LDPC Codes.- MP-SoC/NoC architectures for error correction.- ASIP design for multi-standard channel decoders.- Hardware design of parallel interleaver architecture: a survey.