An Efficient Hardware Architecture for Multimedia Encryption - Sunil Kumar, Gaddam
60,99 €
inkl. MwSt.
Versandkostenfrei*
Versandfertig in 1-2 Wochen
payback
30 °P sammeln
  • Broschiertes Buch

This book introduces a zero-overhead security scheme for real-time embedded digital image processing systems. The Discrete Wavelet Transform (DWT) compression block is constructed using a parameterized approach, introducing a free parameter into the design. To create this parameterized DWT compression block, we utilize a biorthogonal wavelet filter bank. This approach allows for the establishment of a key-space for lightweight multimedia encryption. The parameterization yields rational coefficients, resulting in an efficient fixed-point hardware implementation. Achieving a clock speed of over…mehr

Andere Kunden interessierten sich auch für
Produktbeschreibung
This book introduces a zero-overhead security scheme for real-time embedded digital image processing systems. The Discrete Wavelet Transform (DWT) compression block is constructed using a parameterized approach, introducing a free parameter into the design. To create this parameterized DWT compression block, we utilize a biorthogonal wavelet filter bank. This approach allows for the establishment of a key-space for lightweight multimedia encryption. The parameterization yields rational coefficients, resulting in an efficient fixed-point hardware implementation. Achieving a clock speed of over 244 MHz on a Xilinx Virtex 2P FPGA, this method proves highly effective. A comparison with existing approaches highlights the significant advantages in terms of throughput and hardware overhead when integrating security features into the DWT architecture.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.
Autorenporträt
Dr. GADDAM SUNIL KUMAR holds a PhD in Electronics and Communication Engineering from SSSUTMS, Sehore(M.P), India; an M.Tech in VLSI-SD and a B.Tech in ECE from JNTUH, Hyderabad, Telangana. Currently, the author is working as the HOD of E&TC, Sharadchandra Pawar College of Engineering, Pune, Maharashtra.