Andere Kunden interessierten sich auch für
![Device-Level Modeling and Synthesis of High-Performance Pipeline ADCs]( "Device-Level Modeling and Synthesis of High-Performance Pipeline ADCs")
Device-Level Modeling and Synthesis of High-Performance Pipeline ADCs82,99 €![Embedded Memory Design for Multi-Core and Systems on Chip]( "Embedded Memory Design for Multi-Core and Systems on Chip")
Embedded Memory Design for Multi-Core and Systems on Chip74,99 €![On-chip High-Voltage Generator Design]( "On-chip High-Voltage Generator Design")
On-chip High-Voltage Generator Design69,99 €![Variation Tolerant On-Chip Interconnects]( "Variation Tolerant On-Chip Interconnects")
Variation Tolerant On-Chip Interconnects81,99 €![Digital VLSI Design with Verilog]( "Digital VLSI Design with Verilog")
Digital VLSI Design with Verilog119,99 €![The Art of Hardware Architecture]( "The Art of Hardware Architecture")
The Art of Hardware Architecture75,99 €![Power Distribution Networks with On-Chip Decoupling Capacitors]( "Power Distribution Networks with On-Chip Decoupling Capacitors")
Power Distribution Networks with On-Chip Decoupling Capacitors97,99 €
This book describes several techniques to address variation-related design challenges for analog blocks in mixed-signal systems-on-chip. The methods presented are results from recent research works involving receiver front-end circuits, baseband filter linearization, and data conversion. These circuit-level techniques are described, with their relationships to emerging system-level calibration approaches, to tune the performances of analog circuits with digital assistance or control. Coverage also includes a strategy to utilize on-chip temperature sensors to measure the signal power and linearity characteristics of analog/RF circuits, as demonstrated by test chip measurements.
Describes a variety of variation-tolerant analog circuit design examples, including from RF front-ends, high-performance ADCs and baseband filters;Includes built-in testing techniques, linked to current industrial trends;Balances digitally-assisted performance tuning with analog performance tuning and mismatch reduction approaches;Describes theoretical concepts as well as experimental results for test chips designed with variation-aware techniques.
Describes a variety of variation-tolerant analog circuit design examples, including from RF front-ends, high-performance ADCs and baseband filters;Includes built-in testing techniques, linked to current industrial trends;Balances digitally-assisted performance tuning with analog performance tuning and mismatch reduction approaches;Describes theoretical concepts as well as experimental results for test chips designed with variation-aware techniques.