High-Speed Clock and Data Recovery, High-Performance Amplifiers, Power Management Herausgegeben:Steyaert, Michiel; van Roermund, Arthur H.M.; Casier, Herman
High-Speed Clock and Data Recovery, High-Performance Amplifiers, Power Management Herausgegeben:Steyaert, Michiel; van Roermund, Arthur H.M.; Casier, Herman
Analog Circuit Design contains the contribution of 18 tutorials of the 17th workshop on Advances in Analog Circuit Design. Each part discusses a specific to-date topic on new and valuable design ideas in the area of analog circuit design. Each part is presented by six experts in that field and state of the art information is shared and overviewed. This book is number 17 in this successful series of Analog Circuit Design.
Analog Circuit Design contains the contribution of 18 tutorials of the 17th workshop on Advances in Analog Circuit Design. Each part discusses a specific to-date topic on new and valuable design ideas in the area of analog circuit design. Each part is presented by six experts in that field and state of the art information is shared and overviewed. This book is number 17 in this successful series of Analog Circuit Design.
Artikelnr. des Verlages: 12264674, 978-1-4020-8943-5
2008 edition
Seitenzahl: 358
Erscheinungstermin: 14. Oktober 2008
Englisch
Abmessung: 240mm x 166mm x 28mm
Gewicht: 699g
ISBN-13: 9781402089435
ISBN-10: 1402089430
Artikelnr.: 24731945
Autorenporträt
Prof. Arthur van Roermund and Prof. Michiel Steyaert have been editing the best papers from the yearly Advances in Analog Circuit Design workshop into a book for the past 5 years. Dr. Herman Casier is new to the editing trio, he brings excellent input from industry
Inhaltsangabe
High-Speed Clock and Data Recovery.- Fundamental Stochastic Jitter Processes Associated with Clock and Data Recovery: A Tutorial.- Clock Recovery and Equalization Techniques for Lossy Channels in Multi Gb/s Serial Links.- Top-Down Bottom-Up Design Methodology for Fast and Reliable Serdes Developments in nm Technologies.- Mixed-Signal Implementation Strategies for High Performance Clock and Data Recovery Circuits.- Jointly Optimize Equalizer and CDR for Multi-Gigabit/s SerDes.- Time to Digital Conversion: An Alternative View on Synchronization.- High-Performance Amplifiers.- Dynamic Offset Cancellation in Operational Amplifiers and Instrumentation Amplifiers.- Current Sense Amplifiers with Extended Common Mode Voltage Range.- Low-Voltage Power-Efficient Amplifiers for Emerging Applications.- Integrated Amplifier Architectures for Efficient Coupling to the Nervous System.- Transimpedance Amplifiers for Extremely High Sensitivity Impedance Measurements on Nanodevices.- Design of High Power Class-D Audio Amplifiers.- Power Management.- Single-Inductor Multiple-Output Dc-Dc Converters.- Enhanced Ripple Regulators.- Robust DCDC Converter for Automotive Applications.- Highly Integrated Power Managemant Integrated Circuits in Advanced Cmos Process Technologies.- Wideband Efficient Amplifiers for On-Chip Adaptive Power Management Applications.- Design Methodology and Circuit Techniques for Any-Load Stable LDOs with Instant Load Regulation and Low Noise.
High-Speed Clock and Data Recovery.- Fundamental Stochastic Jitter Processes Associated with Clock and Data Recovery: A Tutorial.- Clock Recovery and Equalization Techniques for Lossy Channels in Multi Gb/s Serial Links.- Top-Down Bottom-Up Design Methodology for Fast and Reliable Serdes Developments in nm Technologies.- Mixed-Signal Implementation Strategies for High Performance Clock and Data Recovery Circuits.- Jointly Optimize Equalizer and CDR for Multi-Gigabit/s SerDes.- Time to Digital Conversion: An Alternative View on Synchronization.- High-Performance Amplifiers.- Dynamic Offset Cancellation in Operational Amplifiers and Instrumentation Amplifiers.- Current Sense Amplifiers with Extended Common Mode Voltage Range.- Low-Voltage Power-Efficient Amplifiers for Emerging Applications.- Integrated Amplifier Architectures for Efficient Coupling to the Nervous System.- Transimpedance Amplifiers for Extremely High Sensitivity Impedance Measurements on Nanodevices.- Design of High Power Class-D Audio Amplifiers.- Power Management.- Single-Inductor Multiple-Output Dc-Dc Converters.- Enhanced Ripple Regulators.- Robust DCDC Converter for Automotive Applications.- Highly Integrated Power Managemant Integrated Circuits in Advanced Cmos Process Technologies.- Wideband Efficient Amplifiers for On-Chip Adaptive Power Management Applications.- Design Methodology and Circuit Techniques for Any-Load Stable LDOs with Instant Load Regulation and Low Noise.
High-Speed Clock and Data Recovery.- Fundamental Stochastic Jitter Processes Associated with Clock and Data Recovery: A Tutorial.- Clock Recovery and Equalization Techniques for Lossy Channels in Multi Gb/s Serial Links.- Top-Down Bottom-Up Design Methodology for Fast and Reliable Serdes Developments in nm Technologies.- Mixed-Signal Implementation Strategies for High Performance Clock and Data Recovery Circuits.- Jointly Optimize Equalizer and CDR for Multi-Gigabit/s SerDes.- Time to Digital Conversion: An Alternative View on Synchronization.- High-Performance Amplifiers.- Dynamic Offset Cancellation in Operational Amplifiers and Instrumentation Amplifiers.- Current Sense Amplifiers with Extended Common Mode Voltage Range.- Low-Voltage Power-Efficient Amplifiers for Emerging Applications.- Integrated Amplifier Architectures for Efficient Coupling to the Nervous System.- Transimpedance Amplifiers for Extremely High Sensitivity Impedance Measurements on Nanodevices.- Design of High Power Class-D Audio Amplifiers.- Power Management.- Single-Inductor Multiple-Output Dc-Dc Converters.- Enhanced Ripple Regulators.- Robust DCDC Converter for Automotive Applications.- Highly Integrated Power Managemant Integrated Circuits in Advanced Cmos Process Technologies.- Wideband Efficient Amplifiers for On-Chip Adaptive Power Management Applications.- Design Methodology and Circuit Techniques for Any-Load Stable LDOs with Instant Load Regulation and Low Noise.
High-Speed Clock and Data Recovery.- Fundamental Stochastic Jitter Processes Associated with Clock and Data Recovery: A Tutorial.- Clock Recovery and Equalization Techniques for Lossy Channels in Multi Gb/s Serial Links.- Top-Down Bottom-Up Design Methodology for Fast and Reliable Serdes Developments in nm Technologies.- Mixed-Signal Implementation Strategies for High Performance Clock and Data Recovery Circuits.- Jointly Optimize Equalizer and CDR for Multi-Gigabit/s SerDes.- Time to Digital Conversion: An Alternative View on Synchronization.- High-Performance Amplifiers.- Dynamic Offset Cancellation in Operational Amplifiers and Instrumentation Amplifiers.- Current Sense Amplifiers with Extended Common Mode Voltage Range.- Low-Voltage Power-Efficient Amplifiers for Emerging Applications.- Integrated Amplifier Architectures for Efficient Coupling to the Nervous System.- Transimpedance Amplifiers for Extremely High Sensitivity Impedance Measurements on Nanodevices.- Design of High Power Class-D Audio Amplifiers.- Power Management.- Single-Inductor Multiple-Output Dc-Dc Converters.- Enhanced Ripple Regulators.- Robust DCDC Converter for Automotive Applications.- Highly Integrated Power Managemant Integrated Circuits in Advanced Cmos Process Technologies.- Wideband Efficient Amplifiers for On-Chip Adaptive Power Management Applications.- Design Methodology and Circuit Techniques for Any-Load Stable LDOs with Instant Load Regulation and Low Noise.
Es gelten unsere Allgemeinen Geschäftsbedingungen: www.buecher.de/agb
Impressum
www.buecher.de ist ein Internetauftritt der buecher.de internetstores GmbH
Geschäftsführung: Monica Sawhney | Roland Kölbl | Günter Hilger
Sitz der Gesellschaft: Batheyer Straße 115 - 117, 58099 Hagen
Postanschrift: Bürgermeister-Wegele-Str. 12, 86167 Augsburg
Amtsgericht Hagen HRB 13257
Steuernummer: 321/5800/1497
