Number 12 in the successful series of Analog Circuit Design provides valuable information and excellent overviews of analogue circuit design, CAD and RF systems. The series is an ideal reference for those involved in analogue and mixed-signal design.
Number 12 in the successful series of Analog Circuit Design provides valuable information and excellent overviews of analogue circuit design, CAD and RF systems. The series is an ideal reference for those involved in analogue and mixed-signal design.
Fractional-N Synthesizers.- Practical Design Aspects in Fractional-N Frequency Synthesis.- Design and Simulation of Fractional-N Frequency Synthesizers.- Monolithic CMOS Fractional-N Frequency Synthesizer Design for High Spectral Purity.- A 19mW 2.2GHz Fully Integrated CMOS Sigma Delta Fractional Synthesiser With 35Hz Frequency Step and Quantization Noise Compensation.- Implementation Aspects of Fractional-N Techniques in Cellular Handsets.- Fractional-N Phase Locked Loops and It's Application in the GSM System.- Design for Robustness.- ESD for Analogue Circuit Design.- ESD in Smart Power Processes.- RF-ESD Co-Design for High Performance CMOS LNAs.- Improvement of System Robustness Through EMC Optimization.- Robustness in Analog Design.- Minimizing Undesired Coupling and Interaction in Mixed Signal ICs..- Line and Bus Drivers.- Looking to/for Low Power ADSL Drivers in the DSLAM..- Class-AB Low-Distortion drivers for ADSL.- Class D Self-Oscillating Line Drivers.- Class G/H Line Drivers for xDSL.- The USB 2.0 Physical Layer: Standard and Implementation.- Backplane Transceivers.
Fractional-N Synthesizers.- Practical Design Aspects in Fractional-N Frequency Synthesis.- Design and Simulation of Fractional-N Frequency Synthesizers.- Monolithic CMOS Fractional-N Frequency Synthesizer Design for High Spectral Purity.- A 19mW 2.2GHz Fully Integrated CMOS Sigma Delta Fractional Synthesiser With 35Hz Frequency Step and Quantization Noise Compensation.- Implementation Aspects of Fractional-N Techniques in Cellular Handsets.- Fractional-N Phase Locked Loops and It's Application in the GSM System.- Design for Robustness.- ESD for Analogue Circuit Design.- ESD in Smart Power Processes.- RF-ESD Co-Design for High Performance CMOS LNAs.- Improvement of System Robustness Through EMC Optimization.- Robustness in Analog Design.- Minimizing Undesired Coupling and Interaction in Mixed Signal ICs..- Line and Bus Drivers.- Looking to/for Low Power ADSL Drivers in the DSLAM..- Class-AB Low-Distortion drivers for ADSL.- Class D Self-Oscillating Line Drivers.- Class G/H Line Drivers for xDSL.- The USB 2.0 Physical Layer: Standard and Implementation.- Backplane Transceivers.
Es gelten unsere Allgemeinen Geschäftsbedingungen: www.buecher.de/agb
Impressum
www.buecher.de ist ein Internetauftritt der buecher.de internetstores GmbH
Geschäftsführung: Monica Sawhney | Roland Kölbl | Günter Hilger
Sitz der Gesellschaft: Batheyer Straße 115 - 117, 58099 Hagen
Postanschrift: Bürgermeister-Wegele-Str. 12, 86167 Augsburg
Amtsgericht Hagen HRB 13257
Steuernummer: 321/5800/1497
USt-IdNr: DE450055826
