Andere Kunden interessierten sich auch für
![Fundamentals of Electromigration-Aware Integrated Circuit Design]( "Fundamentals of Electromigration-Aware Integrated Circuit Design")
Fundamentals of Electromigration-Aware Integrated Circuit Design88,99 €![Fundamentals of Electromigration-Aware Integrated Circuit Design]( "Fundamentals of Electromigration-Aware Integrated Circuit Design")
Fundamentals of Electromigration-Aware Integrated Circuit Design63,99 €![Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects]( "Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects")
Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects74,99 €![Design Automation for Differential MOS Current-Mode Logic Circuits]( "Design Automation for Differential MOS Current-Mode Logic Circuits")
Design Automation for Differential MOS Current-Mode Logic Circuits103,99 €![Radio Frequency Integrated Circuit Design for Cognitive Radio Systems]( "Radio Frequency Integrated Circuit Design for Cognitive Radio Systems")
Radio Frequency Integrated Circuit Design for Cognitive Radio Systems74,99 €![IP Cores Design from Specifications to Production]( "IP Cores Design from Specifications to Production")
IP Cores Design from Specifications to Production37,99 €![Analysis and Design of Networks-on-Chip Under High Process Variation]( "Analysis and Design of Networks-on-Chip Under High Process Variation")
Analysis and Design of Networks-on-Chip Under High Process Variation74,99 €
This book introduces readers to a variety of tools for analog layout design automation. After discussing the placement and routing problem in electronic design automation (EDA), the authors overview a variety of automatic layout generation tools, as well as the most recent advances in analog layout-aware circuit sizing. The discussion includes different methods for automatic placement (a template-based Placer and an optimization-based Placer), a fully-automatic Router and an empirical-based Parasitic Extractor. The concepts and algorithms of all the modules are thoroughly described, enabling readers to reproduce the methodologies, improve the quality of their designs, or use them as starting point for a new tool. All the methods described are applied to practical examples for a 130nm design process, as well as placement and routing benchmark sets.