Andere Kunden interessierten sich auch für
![Architectural Patterns for Parallel Programming]( "Architectural Patterns for Parallel Programming")
Architectural Patterns for Parallel Programming51,99 €![Designing Pipeline FFT Processors using 3DIC Technology]( "Designing Pipeline FFT Processors using 3DIC Technology")
Designing Pipeline FFT Processors using 3DIC Technology38,99 €![Dataflow-Based Rollback Recovery in Distributed and Multi-Core Systems]( "Dataflow-Based Rollback Recovery in Distributed and Multi-Core Systems")
Dataflow-Based Rollback Recovery in Distributed and Multi-Core Systems51,99 €![Instruction generation for cache resident self test of processors]( "Instruction generation for cache resident self test of processors")
Instruction generation for cache resident self test of processors38,99 €![An Architectural Design of Multi Deployment and Snapshotting on Cloud]( "An Architectural Design of Multi Deployment and Snapshotting on Cloud")
An Architectural Design of Multi Deployment and Snapshotting on Cloud36,99 €![DIGITAL CORE OUTPUT TEST DATA COMPRESSION ARCHITECTURE]( "DIGITAL CORE OUTPUT TEST DATA COMPRESSION ARCHITECTURE")
DIGITAL CORE OUTPUT TEST DATA COMPRESSION ARCHITECTURE51,99 €![ARMMS - An Architectural Reference Model for Multilingual Software]( "ARMMS - An Architectural Reference Model for Multilingual Software")
ARMMS - An Architectural Reference Model for Multilingual Software51,99 €
The quest for greater computational power is
never-ending. Recently, the architectural trend has
shifted from improving single-threaded application
performance to improving multi-threaded application
performance. Thus, multi-core processors have been
increasingly popular. To achieve concurrent execution
of threads on multi-core processors, applications
must be explicitly restructured to exploit
parallelism, either by programmers or compilers.
However, conventional parallel programming models may
introduce overhead due to synchronization and
communications among threads in multi-threaded
applications. This book presents three architectural
optimizations to improve thread-based synchronization
and communications support in multi-core processors.
Register-Based Synchronization (RBS) uses hardware
registers efficiently to provide synchronization
support in multi-core processors. Prepushing is a
software controlled data forwarding technique to
provide communications support in multi-core
processors. Software Controlled Eviction (SCE)
improves shared cache communications by placing
shared data in shared caches.
never-ending. Recently, the architectural trend has
shifted from improving single-threaded application
performance to improving multi-threaded application
performance. Thus, multi-core processors have been
increasingly popular. To achieve concurrent execution
of threads on multi-core processors, applications
must be explicitly restructured to exploit
parallelism, either by programmers or compilers.
However, conventional parallel programming models may
introduce overhead due to synchronization and
communications among threads in multi-threaded
applications. This book presents three architectural
optimizations to improve thread-based synchronization
and communications support in multi-core processors.
Register-Based Synchronization (RBS) uses hardware
registers efficiently to provide synchronization
support in multi-core processors. Prepushing is a
software controlled data forwarding technique to
provide communications support in multi-core
processors. Software Controlled Eviction (SCE)
improves shared cache communications by placing
shared data in shared caches.