Andere Kunden interessierten sich auch für
![Algorithms for VLSI Physical Design Automation]( "Algorithms for VLSI Physical Design Automation")
Algorithms for VLSI Physical Design Automation42,99 €![Logic Synthesis for Field-Programmable Gate Arrays]( "Logic Synthesis for Field-Programmable Gate Arrays")
Logic Synthesis for Field-Programmable Gate Arrays83,99 €![Algorithmic and Register-Transfer Level Synthesis: The System Architect¿s Workbench]( "Algorithmic and Register-Transfer Level Synthesis: The System Architect¿s Workbench")
Algorithmic and Register-Transfer Level Synthesis: The System Architect¿s Workbench125,99 €![Closing the Gap Between ASIC & Custom]( "Closing the Gap Between ASIC & Custom")
Closing the Gap Between ASIC & Custom110,99 €![On-Chip Inductance in High Speed Integrated Circuits]( "On-Chip Inductance in High Speed Integrated Circuits")
On-Chip Inductance in High Speed Integrated Circuits74,99 €![A Top-Down, Constraint-Driven Design Methodology for Analog Integrated Circuits]( "A Top-Down, Constraint-Driven Design Methodology for Analog Integrated Circuits")
A Top-Down, Constraint-Driven Design Methodology for Analog Integrated Circuits110,99 €![Sequential Logic Synthesis]( "Sequential Logic Synthesis")
Sequential Logic Synthesis83,99 €
The intense drive for signal integrity has been at the forefront ofrapid and new developments in CAD algorithms. Thousands ofengineers, intent on achieving the best design possible, use SPICE on a daily basis for analog simulation and general circuit analysis. But the strained demand for high data speeds, coupled with miniaturizationon an unprecedented scale, has highlighted the previously negligible effects of interconnects; effects which are not always handled appro priately by the present levels of SPICE. Signals at these higher speeds may be degraded by long interconnect lengths compared to the increasingly shorter sig nal rise times. Interconnect structures can be diverse (pins, connectors, leads, microstrips, striplines, etc. ) and present at any of the hierarchical packaging levels: integrated circuits, printed circuit boards, multi-chip modules or sys tem backplanes. Analysis of these effects in any CAD package has become a necessity. Asymptotic waveform evaluation (AWE) and other moment matching tech niques have recently proven useful in the analysis of interconnect structures and various networks containing large linear structures with nonlinear termi nations. Previously, all that was available to the designer was a full SPICE simulation or a quick but uncertain timing estimation. Moment matching, used in linear systems analysis as a method of model reduction, describes a method to extract a small set of dominant poles from a large network. The information is obtained from the Taylor series coefficients (moments) of that system.