Andere Kunden interessierten sich auch für
![Broadband Opto-Electrical Receivers in Standard CMOS]( "Broadband Opto-Electrical Receivers in Standard CMOS")
Broadband Opto-Electrical Receivers in Standard CMOS120,99 €![RF-Frontend Design for Process-Variation-Tolerant Receivers]( "RF-Frontend Design for Process-Variation-Tolerant Receivers")
RF-Frontend Design for Process-Variation-Tolerant Receivers74,99 €![Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS]( "Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS")
Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS37,99 €![System Level ESD Protection]( "System Level ESD Protection")
System Level ESD Protection74,99 €![Design of CMOS RFIC Ultra-Wideband Impulse Transmitters and Receivers]( "Design of CMOS RFIC Ultra-Wideband Impulse Transmitters and Receivers")
Design of CMOS RFIC Ultra-Wideband Impulse Transmitters and Receivers37,99 €![Power-Efficient High-Speed Parallel-Sampling ADCs for Broadband Multi-carrier Systems]( "Power-Efficient High-Speed Parallel-Sampling ADCs for Broadband Multi-carrier Systems")
Power-Efficient High-Speed Parallel-Sampling ADCs for Broadband Multi-carrier Systems74,99 €![RF Tunable Devices and Subsystems: Methods of Modeling, Analysis, and Applications]( "RF Tunable Devices and Subsystems: Methods of Modeling, Analysis, and Applications")
RF Tunable Devices and Subsystems: Methods of Modeling, Analysis, and Applications74,99 €
This book discusses the trade-offs involved in designing direct RF digitization receivers for the radio frequency and digital signal processing domains. A system-level framework is developed, quantifying the relevant impairments of the signal processing chain, through a comprehensive system-level analysis. Special focus is given to noise analysis (thermal noise, quantization noise, saturation noise, signal-dependent noise), broadband non-linear distortion analysis, including the impact of the sampling strategy (low-pass, band-pass), analysis of time-interleaved ADC channel mismatches, sampling clock purity and digital channel selection. The system-level framework described is applied to the design of a cable multi-channel RF direct digitization receiver. An optimum RF signal conditioning, and some algorithms (automatic gain control loop, RF front-end amplitude equalization control loop) are used to relax the requirements of a 2.7GHz 11-bit ADC.
A two-chip implementation is presented, using BiCMOS and 65nm CMOS processes, together with the block and system-level measurement results. Readers will benefit from the techniques presented, which are highly competitive, both in terms of cost and RF performance, while drastically reducing power consumption.
A two-chip implementation is presented, using BiCMOS and 65nm CMOS processes, together with the block and system-level measurement results. Readers will benefit from the techniques presented, which are highly competitive, both in terms of cost and RF performance, while drastically reducing power consumption.