Get up to speed with the future of logic switch design with this indispensable introduction to post-CMOS technologies.Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.
1. Energy-efficiency limits of digital circuits based on CMOS transistors Elad Alon; 2. Beyond transistor scaling: alternative device structures for the terascale regime Zachery A. Jacobson and Kelin J. Kuhn; 3. Benchmarking alternative device structures for the terascale regime Zachery A. Jacobson and Kelin J. Kuhn; 4. Extending CMOS with negative capacitance Asif Islam Khan and Sayeef Salahuddin; 5. Designing a low voltage, high current tunneling transistor Sapan Agarwal and Eli Yablonovitch; 6. Tunnel transistors Alan Seabaugh, Zhengping Jiang and Gerhard Klimeck; 7. Graphene and 2D crystal tunnel transistors Qin Zhang, Pei Zhao, Nan Ma, Grace (Huili) Xing and Debdeep Jena; 8. Bilayer pseudospin field effect transistor Sanjay Bannerjee, Frank Register and Dharmendar Reddy; 9. Computation and learning with metal-insulator transitions and emergent phases in correlated oxides You Zhou, Sieu D. Ha and Shriram Ramanathan; 10. The piezo-electronic transistor Paul M. Solomon, Bruce G. Elmegreen, Matt Copel, Marcelo A. Kuroda, Susan Trolier-McKinstry, Glenn J. Martyna and Dennis M. Newns; 11. Mechanical switches Tsu-Jae King Liu and Rhesa Nathanael; 12. Nanomagnetic logic: from magnetic ordering to magnetic computing György Csaba, Gary H. Bernstein, Alexei Orlov, Michael T. Niemier, X. Sharon Hu and Wolfgang Porod; 13. Spin torque majority gate logic Dmitri E. Nikonov and George I. Bourianoff; 14. Spin wave phase logic Alexander Khitun; 15. Interconnect considerations Ahmet Ceyhan, Shaloo Rakheja and Azad Naeemi.
1. Energy-efficiency limits of digital circuits based on CMOS transistors Elad Alon; 2. Beyond transistor scaling: alternative device structures for the terascale regime Zachery A. Jacobson and Kelin J. Kuhn; 3. Benchmarking alternative device structures for the terascale regime Zachery A. Jacobson and Kelin J. Kuhn; 4. Extending CMOS with negative capacitance Asif Islam Khan and Sayeef Salahuddin; 5. Designing a low voltage, high current tunneling transistor Sapan Agarwal and Eli Yablonovitch; 6. Tunnel transistors Alan Seabaugh, Zhengping Jiang and Gerhard Klimeck; 7. Graphene and 2D crystal tunnel transistors Qin Zhang, Pei Zhao, Nan Ma, Grace (Huili) Xing and Debdeep Jena; 8. Bilayer pseudospin field effect transistor Sanjay Bannerjee, Frank Register and Dharmendar Reddy; 9. Computation and learning with metal-insulator transitions and emergent phases in correlated oxides You Zhou, Sieu D. Ha and Shriram Ramanathan; 10. The piezo-electronic transistor Paul M. Solomon, Bruce G. Elmegreen, Matt Copel, Marcelo A. Kuroda, Susan Trolier-McKinstry, Glenn J. Martyna and Dennis M. Newns; 11. Mechanical switches Tsu-Jae King Liu and Rhesa Nathanael; 12. Nanomagnetic logic: from magnetic ordering to magnetic computing György Csaba, Gary H. Bernstein, Alexei Orlov, Michael T. Niemier, X. Sharon Hu and Wolfgang Porod; 13. Spin torque majority gate logic Dmitri E. Nikonov and George I. Bourianoff; 14. Spin wave phase logic Alexander Khitun; 15. Interconnect considerations Ahmet Ceyhan, Shaloo Rakheja and Azad Naeemi.
Es gelten unsere Allgemeinen Geschäftsbedingungen: www.buecher.de/agb
Impressum
www.buecher.de ist ein Internetauftritt der buecher.de internetstores GmbH
Geschäftsführung: Monica Sawhney | Roland Kölbl | Günter Hilger
Sitz der Gesellschaft: Batheyer Straße 115 - 117, 58099 Hagen
Postanschrift: Bürgermeister-Wegele-Str. 12, 86167 Augsburg
Amtsgericht Hagen HRB 13257
Steuernummer: 321/5800/1497
USt-IdNr: DE450055826
