Andere Kunden interessierten sich auch für
![Fully-Depleted SOI CMOS Circuits and Technology for Ultralow-Power Applications]( "Fully-Depleted SOI CMOS Circuits and Technology for Ultralow-Power Applications")
Fully-Depleted SOI CMOS Circuits and Technology for Ultralow-Power Applications110,99 €![CMOS PLL Synthesizers: Analysis and Design]( "CMOS PLL Synthesizers: Analysis and Design")
CMOS PLL Synthesizers: Analysis and Design74,99 €![CMOS Pll Synthesizers: Analysis and Design]( "CMOS Pll Synthesizers: Analysis and Design")
CMOS Pll Synthesizers: Analysis and Design122,99 €![Fully-Depleted SOI CMOS Circuits and Technology for Ultralow-Power Applications]( "Fully-Depleted SOI CMOS Circuits and Technology for Ultralow-Power Applications")
Fully-Depleted SOI CMOS Circuits and Technology for Ultralow-Power Applications125,99 €![RF Power Amplifiers for Mobile Communications]( "RF Power Amplifiers for Mobile Communications")
RF Power Amplifiers for Mobile Communications103,99 €![RF CMOS Power Amplifiers: Theory, Design and Implementation]( "RF CMOS Power Amplifiers: Theory, Design and Implementation")
RF CMOS Power Amplifiers: Theory, Design and Implementation125,99 €![Data Converters for Wireless Standards]( "Data Converters for Wireless Standards")
Data Converters for Wireless Standards37,99 €
CMOS PLLs and VCOs for 4G Wireless is the first book devoted to the subject of CMOS PLL and VCO design for future broadband 4th generation wireless devices. These devices will be handheld-centric, requiring very low power consumption and small footprint. They will be able to work across multiple bands and multiple standards covering WWAN (GSM,WCDMA) ,WLAN(802.11 a/b/g) and WPAN(Bluetooth) with different modulations, channel bandwidths , phase noise requirements ,etc. As such, this book discusses design, modeling and optimization techniques for low power fully integrated broadband PLLs and VCOs in deep submicron CMOS.
First, the PLL and VCO performances are studied in the context of the chosen multi-band multi-standard, radio architecture and the adopted frequency plan. Next a thorough study of the design requirements for broadband PLL/VCO design is conducted together with modeling techniques for noise sources in a PLL and VCO focusing on optimization of integrated phase noise for multi-carrier OFDM 64-QAM type applications. Design examples for multi-standard 802.111a/b/g as well as for GSM/WCDMA are fully described and experimental results from 0.18 micron CMOS test chips have demonstrated the validity of the proposed design and optimization techniques. Equally important the work describes techniques for robust high volume production of RF radios in general and for integrated PLL/VCO design in particular including issues such as supply sensitivity, ground bounce and calibration mechanisms.
CMOS PLLS and VCOs for 4G Wireless will be of interest to graduate students in electrical and computer engineering, design managers and RFIC designers in wireless semiconductor companies.
First, the PLL and VCO performances are studied in the context of the chosen multi-band multi-standard, radio architecture and the adopted frequency plan. Next a thorough study of the design requirements for broadband PLL/VCO design is conducted together with modeling techniques for noise sources in a PLL and VCO focusing on optimization of integrated phase noise for multi-carrier OFDM 64-QAM type applications. Design examples for multi-standard 802.111a/b/g as well as for GSM/WCDMA are fully described and experimental results from 0.18 micron CMOS test chips have demonstrated the validity of the proposed design and optimization techniques. Equally important the work describes techniques for robust high volume production of RF radios in general and for integrated PLL/VCO design in particular including issues such as supply sensitivity, ground bounce and calibration mechanisms.
CMOS PLLS and VCOs for 4G Wireless will be of interest to graduate students in electrical and computer engineering, design managers and RFIC designers in wireless semiconductor companies.