Andere Kunden interessierten sich auch für
![Computer-Aided Verification]( "Computer-Aided Verification")
Computer-Aided Verification183,99 €![Symbolic Simulation Methods for Industrial Formal Verification]( "Symbolic Simulation Methods for Industrial Formal Verification")
Symbolic Simulation Methods for Industrial Formal Verification79,99 €![The Synthesis Approach to Digital System Design]( "The Synthesis Approach to Digital System Design")
The Synthesis Approach to Digital System Design118,99 €![Power Optimization and Synthesis at Behavioral and System Levels Using Formal Methods]( "Power Optimization and Synthesis at Behavioral and System Levels Using Formal Methods")
Power Optimization and Synthesis at Behavioral and System Levels Using Formal Methods79,99 €![Sequential Logic Synthesis]( "Sequential Logic Synthesis")
Sequential Logic Synthesis79,99 €![Synthesis and Control of Discrete Event Systems]( "Synthesis and Control of Discrete Event Systems")
Synthesis and Control of Discrete Event Systems79,99 €![Logic Synthesis for Control Automata]( "Logic Synthesis for Control Automata")
Logic Synthesis for Control Automata118,99 €
Computer-Aided Verification is a collection of papers that begins with a general survey of hardware verification methods. Ms. Gupta starts with the issue of verification itself and develops a taxonomy of verification methodologies, focusing especially upon recent advances. Although her emphasis is hardware verification, most of what she reports applies to software verification as well.
Graphical presentation is coming to be a de facto requirement for a `friendly' user interface. The second paper presents a generic format for graphical presentations of coordinating systems represented by automata.
The last two papers as a pair, present a variety of generic techniques for reducing the computational cost of computer-aided verification based upon explicit computational memory: the first of the two gives a time-space trade-off, while the second gives a technique which trades space for a (sometimes predictable) probability of error.
Computer-Aided Verification is an edited volume of original research. This research work has also been published as a special issue of the journal Formal Methods in System Design, 1:2-3.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.
Graphical presentation is coming to be a de facto requirement for a `friendly' user interface. The second paper presents a generic format for graphical presentations of coordinating systems represented by automata.
The last two papers as a pair, present a variety of generic techniques for reducing the computational cost of computer-aided verification based upon explicit computational memory: the first of the two gives a time-space trade-off, while the second gives a technique which trades space for a (sometimes predictable) probability of error.
Computer-Aided Verification is an edited volume of original research. This research work has also been published as a special issue of the journal Formal Methods in System Design, 1:2-3.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.