Rapidly growing cadres of sophisticated computing users need to understand how to exploit computing performance and the architecture of computers that give rise to it. With an accessible, principle-based approach, this book offers a high-level view of the four key pillars of performance. Ideal for computer, data, or social scientists and engineers.
Rapidly growing cadres of sophisticated computing users need to understand how to exploit computing performance and the architecture of computers that give rise to it. With an accessible, principle-based approach, this book offers a high-level view of the four key pillars of performance. Ideal for computer, data, or social scientists and engineers.Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.
Andrew A. Chien is William Eckhardt Professor at the University of Chicago, Director of the CERES Center for Unstoppable Computing, and a Senior Scientist at Argonne National Laboratory. Since 2017, he has served as Editor-in-Chief of the Communications of the ACM. He is currently a member of the National Science Foundation's CISE Directorate Advisory Board. Chien is a global research leader in parallel computing, computer architecture, clusters, and cloud computing, and has received numerous awards for his research. In 1994 he was named a National Science Foundation Young Investigator. Dr. Chien served as Vice President of Research at Intel Corporation from 2005-2010, and on advisory boards for the National Science Foundation, Department of Energy, Japan RWCP, and distinguished universities such as Stanford, UC Berkeley, EPFL, and the University of Washington. From 1998-2005, he was SAIC Chair Professor at UCSD, and prior to that, a professor at the University of Illinois. Dr. Chien is a Fellow of the ACM, Fellow of the IEEE, and Fellow of the AAAS, and earned his PhD, MS, and BS from the Massachusetts Institute of Technology.
Inhaltsangabe
Preface 1. Computing and the transformation of society 2. Instruction sets, software, and instruction execution 3. Processors: small is fast and scaling 4. Sequential abstraction, but parallel implementation 5. Memories: exploiting dynamic locality 6. The general-purpose computer 7. Beyond sequential: parallelism in multi-core and the Cloud 8. Accelerators: customized architectures for performance 9. Computing performance: past, present, and future References, Index.
Preface 1. Computing and the transformation of society 2. Instruction sets, software, and instruction execution 3. Processors: small is fast and scaling 4. Sequential abstraction, but parallel implementation 5. Memories: exploiting dynamic locality 6. The general-purpose computer 7. Beyond sequential: parallelism in multi-core and the Cloud 8. Accelerators: customized architectures for performance 9. Computing performance: past, present, and future References, Index.
Es gelten unsere Allgemeinen Geschäftsbedingungen: www.buecher.de/agb
Impressum
www.buecher.de ist ein Internetauftritt der buecher.de internetstores GmbH
Geschäftsführung: Monica Sawhney | Roland Kölbl | Günter Hilger
Sitz der Gesellschaft: Batheyer Straße 115 - 117, 58099 Hagen
Postanschrift: Bürgermeister-Wegele-Str. 12, 86167 Augsburg
Amtsgericht Hagen HRB 13257
Steuernummer: 321/5800/1497