Andere Kunden interessierten sich auch für
![Design of Oversampled ¿¿ ADC Decimation Filters with High Performance]( "Design of Oversampled ¿¿ ADC Decimation Filters with High Performance")
Design of Oversampled ¿¿ ADC Decimation Filters with High Performance26,99 €![High Speed Low Offset Power Efficient Dynamic CMOS Comparator]( "High Speed Low Offset Power Efficient Dynamic CMOS Comparator")
High Speed Low Offset Power Efficient Dynamic CMOS Comparator40,99 €![Principles and Practices of Low Power High Speed TIQ Based Flash ADC]( "Principles and Practices of Low Power High Speed TIQ Based Flash ADC")
Principles and Practices of Low Power High Speed TIQ Based Flash ADC32,99 €![Low-power 8-bit Pipelined ADC with current mode MDAC]( "Low-power 8-bit Pipelined ADC with current mode MDAC")
Low-power 8-bit Pipelined ADC with current mode MDAC32,99 €![Architectures for High Dynamic Range CMOS Pipeline ADC conversion]( "Architectures for High Dynamic Range CMOS Pipeline ADC conversion")
Architectures for High Dynamic Range CMOS Pipeline ADC conversion43,99 €![MICROCONTROLLER BASED SYSTEM DESIGN]( "MICROCONTROLLER BASED SYSTEM DESIGN")
MICROCONTROLLER BASED SYSTEM DESIGN55,99 €![Design of analog to digital converter using 180nm CMOS technology]( "Design of analog to digital converter using 180nm CMOS technology")
Design of analog to digital converter using 180nm CMOS technology23,99 €
There is continuous research to exploit the improved speed of scaled CMOS technologies in realizing high-speed analog-to-digital converters and SAR ADCs are one of the candidates which can significantly benefit from this technology scaling. Remarkable improvements have been recently reported on single-channel time-interleaved charge-based SAR ADCs to achieve sampling rates in the range of GS/s with excellent power effeciency but the challenge of driving a large sampling capacitor with high accuracy in a short sampling window is often not addressed. In this work, a high-speed current-mode DAC is replacing the commonly used charge-mode SC-DAC which alleviates the problem of driving a large input sampling capacitor in a short time. The proposed current-mode SAR ADC also uses a Gm stage which converts the input voltage to a current which is then processed in a current-based binary search algorithm SAR loop. In comparison to the conventional SC-SAR ADC structures, the sampling capacitor size is smaller than the total capacitance of the comparable SC-SAR ADCs. Moreover, low-impedance DAC-reference voltages which are essential for SC-DAC are removed by using this approach.