Andere Kunden interessierten sich auch für
![Cosine-/Sine-Modulated Filter Banks]( "Cosine-/Sine-Modulated Filter Banks")
Cosine-/Sine-Modulated Filter Banks148,99 €![FPGA implementation of DFT using CORDIC algorithm]( "FPGA implementation of DFT using CORDIC algorithm")
FPGA implementation of DFT using CORDIC algorithm36,99 €![VLSI Implementation of Original, Control and Pipeline CORDIC Algorithm]( "VLSI Implementation of Original, Control and Pipeline CORDIC Algorithm")
VLSI Implementation of Original, Control and Pipeline CORDIC Algorithm26,99 €![FPGA Implementation of Special Functions used in Fractional Calculus]( "FPGA Implementation of Special Functions used in Fractional Calculus")
FPGA Implementation of Special Functions used in Fractional Calculus22,99 €![Optimal compression using discrete cosine transformation in matlab]( "Optimal compression using discrete cosine transformation in matlab")
Optimal compression using discrete cosine transformation in matlab32,99 €![Wavelet Hybrid Threshold and Window Functions for Speech Enhancement]( "Wavelet Hybrid Threshold and Window Functions for Speech Enhancement")
Wavelet Hybrid Threshold and Window Functions for Speech Enhancement53,99 €![Higher Order s-to-z Mapping Functions for Digital Filters]( "Higher Order s-to-z Mapping Functions for Digital Filters")
Higher Order s-to-z Mapping Functions for Digital Filters32,99 €
This work describes the fundamentals of CORDIC (Co- ordinate rotation Digital Computer) algorithm and how CORDIC algorithm can be used to calculate the trigonometric functions (Sine and Cosine) in circular rotation mode. The value of Sine and cosine functions are calculated in IEEE-754-1985 standardized single precision floating point format for better precision, accuracy and portability in the result. A normalization scheme is used which reduces error and requires no extra hardware. The trigonometric function values calculated using CORDIC algorithm are implemented in VHDL (Very High Speed Hardware Description Language), including language and design issues. The algorithm has been implemented in FPGA using VHDL.