Andere Kunden interessierten sich auch für
![Cost-Effective Verification of Concurrent Safety-Critical Systems]( "Cost-Effective Verification of Concurrent Safety-Critical Systems")
Cost-Effective Verification of Concurrent Safety-Critical Systems51,99 €![A Cost Effective Cloud Computing for Deploying IT Services]( "A Cost Effective Cloud Computing for Deploying IT Services")
A Cost Effective Cloud Computing for Deploying IT Services32,99 €![Ultra High-Speed CMOS Circuits]( "Ultra High-Speed CMOS Circuits")
Ultra High-Speed CMOS Circuits95,99 €![Nanometer CMOS Sigma-Delta Modulators for Software Defined Radio]( "Nanometer CMOS Sigma-Delta Modulators for Software Defined Radio")
Nanometer CMOS Sigma-Delta Modulators for Software Defined Radio81,99 €![DESIGN HIGH SPEED AND HIGH ACCURACY NOVEL MULTIPLIER]( "DESIGN HIGH SPEED AND HIGH ACCURACY NOVEL MULTIPLIER")
DESIGN HIGH SPEED AND HIGH ACCURACY NOVEL MULTIPLIER29,99 €![Design a High Speed AES Cryptoprocessor ASIC]( "Design a High Speed AES Cryptoprocessor ASIC")
Design a High Speed AES Cryptoprocessor ASIC32,99 €![Current-Mode VLSI Analog Filters]( "Current-Mode VLSI Analog Filters")
Current-Mode VLSI Analog Filters37,99 €
The semiconductor industry has been following Moore s law over the past five decades due to the continuous CMOS process technology scaling. This scaling has led to reduced integrated circuit cost, higher integration density and better design performance. On the other hand, many new design challenges have been introduced due to scaling, and these chanllenges become more significant when migrating from one technology node to a newer one with smaller feature size. This book presents seven newly developped circuit and interconnect design methods for nanometer CMOS VLSI designs. The first four methods target issues in global on-chip signaling, on-chip busses, and clock signal distribution. Chapters six and seven of this book present circuit techniques for low-power high- speed digital circuits and high fan-in logic design. The last method presented in this book deals with the mode transition latency and energy overheads in the power-gated low-power designs.