These are the proceedings of CHES 2004, the 6th Workshop on Cryptographic Hardware and Embedded Systems. For the ?rst time, the CHES Workshop was sponsored by the International Association for Cryptologic Research (IACR). This year, the number of submissions reached a new record. One hundred and twenty-?ve papers were submitted, of which 32 were selected for presen- tion. Each submitted paper was reviewed by at least 3 members of the program committee. We are very grateful to the program committee for their hard and e?cientworkinassemblingtheprogram.Wearealsogratefultothe108external referees…mehr
These are the proceedings of CHES 2004, the 6th Workshop on Cryptographic Hardware and Embedded Systems. For the ?rst time, the CHES Workshop was sponsored by the International Association for Cryptologic Research (IACR). This year, the number of submissions reached a new record. One hundred and twenty-?ve papers were submitted, of which 32 were selected for presen- tion. Each submitted paper was reviewed by at least 3 members of the program committee. We are very grateful to the program committee for their hard and e?cientworkinassemblingtheprogram.Wearealsogratefultothe108external referees who helped in the review process in their area of expertise. In addition to the submitted contributions, the program included three - vited talks, by Neil Gershenfeld (Center for Bits and Atoms, MIT) about Ph- ical Information Security , by Isaac Chuang (Medialab, MIT) about Quantum Cryptography , and by Paul Kocher (Cryptography Research) about Phy- cal Attacks . It also included a rump session, chaired by Christof Paar, which featured informal talks on recent results. Asinthepreviousyears,theworkshopfocusedonallaspectsofcryptographic hardware and embedded system security. We sincerely hope that the CHES Workshop series will remain a premium forum for intellectual exchange in this area.Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.
Artikelnr. des Verlages: 11307204, 978-3-540-22666-6
2004
Seitenzahl: 476
Erscheinungstermin: 28. Juli 2004
Englisch
Abmessung: 235mm x 155mm x 26mm
Gewicht: 662g
ISBN-13: 9783540226666
ISBN-10: 3540226664
Artikelnr.: 21463318
Autorenporträt
Marc Joye, Gemplus, Card Security Group, La Ciotat Cedex, France / Jean-Jaques Quisquater, Université catholique de Louvain, UCL Crypto Group, Louvain-la-Neuve, Belgium
Inhaltsangabe
Side Channels I.- Towards Efficient Second-Order Power Analysis.- Correlation Power Analysis with a Leakage Model.- Power Analysis of an FPGA.- Modular Multiplication.- Long Modular Multiplication for Cryptographic Applications.- Leak Resistant Arithmetic.- Efficient Linear Array for Multiplication in GF(2 m ) Using a Normal Basis for Elliptic Curve Cryptography.- Low Resources I.- Low-Power Elliptic Curve Cryptography Using Scaled Modular Arithmetic.- A Low-Cost ECC Coprocessor for Smartcards.- Comparing Elliptic Curve Cryptography and RSA on 8-bit CPUs.- Implementation Aspects.- Instruction Set Extensions for Fast Arithmetic in Finite Fields GF(p) and GF(2 m ).- Aspects of Hyperelliptic Curves over Large Prime Fields in Software Implementations.- Collision Attacks.- A Collision-Attack on AES.- Enhancing Collision Attacks.- Side Channels II.- Simple Power Analysis of Unified Code for ECC Double and Add.- DPA on n-Bit Sized Boolean and Arithmetic Operations and Its Application to IDEA, RC6, and the HMAC-Construction.- Side-Channel Attacks in ECC: A General Technique for Varying the Parametrization of the Elliptic Curve.- Switching Blindings with a View Towards IDEA.- Fault Attacks.- Fault Analysis of Stream Ciphers.- A Differential Fault Attack Against Early Rounds of (Triple-)DES.- Hardware Implementation I.- An Offset-Compensated Oscillator-Based Random Bit Source for Security Applications.- Improving the Security of Dual-Rail Circuits.- Side Channels III.- A New Attack with Side Channel Leakage During Exponent Recoding Computations.- Defeating Countermeasures Based on Randomized BSD Representations.- Pipelined Computation of Scalar Multiplication in Elliptic Curve Cryptosystems.- Efficient Countermeasures against RPA, DPA, and SPA.- Low Resources II.- Strong Authentication for RFID Systems Using the AES Algorithm.- TTS: High-Speed Signatures on a Low-Cost Smart Card.- Hardware Implementation II.- XTR Implementation on Reconfigurable Hardware.- Concurrent Error Detection Schemes for Involution Ciphers.- Authentication and Signatures.- Public Key Authentication with One (Online) Single Addition.- Attacking DSA Under a Repeated Bits Assumption.- How to Disembed a Program?.
Side Channels I.- Towards Efficient Second-Order Power Analysis.- Correlation Power Analysis with a Leakage Model.- Power Analysis of an FPGA.- Modular Multiplication.- Long Modular Multiplication for Cryptographic Applications.- Leak Resistant Arithmetic.- Efficient Linear Array for Multiplication in GF(2 m ) Using a Normal Basis for Elliptic Curve Cryptography.- Low Resources I.- Low-Power Elliptic Curve Cryptography Using Scaled Modular Arithmetic.- A Low-Cost ECC Coprocessor for Smartcards.- Comparing Elliptic Curve Cryptography and RSA on 8-bit CPUs.- Implementation Aspects.- Instruction Set Extensions for Fast Arithmetic in Finite Fields GF(p) and GF(2 m ).- Aspects of Hyperelliptic Curves over Large Prime Fields in Software Implementations.- Collision Attacks.- A Collision-Attack on AES.- Enhancing Collision Attacks.- Side Channels II.- Simple Power Analysis of Unified Code for ECC Double and Add.- DPA on n-Bit Sized Boolean and Arithmetic Operations and Its Application to IDEA, RC6, and the HMAC-Construction.- Side-Channel Attacks in ECC: A General Technique for Varying the Parametrization of the Elliptic Curve.- Switching Blindings with a View Towards IDEA.- Fault Attacks.- Fault Analysis of Stream Ciphers.- A Differential Fault Attack Against Early Rounds of (Triple-)DES.- Hardware Implementation I.- An Offset-Compensated Oscillator-Based Random Bit Source for Security Applications.- Improving the Security of Dual-Rail Circuits.- Side Channels III.- A New Attack with Side Channel Leakage During Exponent Recoding Computations.- Defeating Countermeasures Based on Randomized BSD Representations.- Pipelined Computation of Scalar Multiplication in Elliptic Curve Cryptosystems.- Efficient Countermeasures against RPA, DPA, and SPA.- Low Resources II.- Strong Authentication for RFID Systems Using the AES Algorithm.- TTS: High-Speed Signatures on a Low-Cost Smart Card.- Hardware Implementation II.- XTR Implementation on Reconfigurable Hardware.- Concurrent Error Detection Schemes for Involution Ciphers.- Authentication and Signatures.- Public Key Authentication with One (Online) Single Addition.- Attacking DSA Under a Repeated Bits Assumption.- How to Disembed a Program?.
Es gelten unsere Allgemeinen Geschäftsbedingungen: www.buecher.de/agb
Impressum
www.buecher.de ist ein Internetauftritt der buecher.de internetstores GmbH
Geschäftsführung: Monica Sawhney | Roland Kölbl | Günter Hilger
Sitz der Gesellschaft: Batheyer Straße 115 - 117, 58099 Hagen
Postanschrift: Bürgermeister-Wegele-Str. 12, 86167 Augsburg
Amtsgericht Hagen HRB 13257
Steuernummer: 321/5800/1497