Andere Kunden interessierten sich auch für
![Timing and Signal Integrity Issues with VLSI Interconnects]( "Timing and Signal Integrity Issues with VLSI Interconnects")
Timing and Signal Integrity Issues with VLSI Interconnects32,99 €![On-Chip Inductive Interconnects]( "On-Chip Inductive Interconnects")
On-Chip Inductive Interconnects51,99 €![Improved performance of on-chip data interconnects]( "Improved performance of on-chip data interconnects")
Improved performance of on-chip data interconnects40,99 €![Nanometer-Scale Resistivity of Copper Films and Interconnects]( "Nanometer-Scale Resistivity of Copper Films and Interconnects")
Nanometer-Scale Resistivity of Copper Films and Interconnects32,99 €![New models for high-speed interconnects]( "New models for high-speed interconnects")
New models for high-speed interconnects32,99 €![ELECTROMAGNETIC BAND GAP AND ITS APPLICATION TO POWER INTEGRITY]( "ELECTROMAGNETIC BAND GAP AND ITS APPLICATION TO POWER INTEGRITY")
ELECTROMAGNETIC BAND GAP AND ITS APPLICATION TO POWER INTEGRITY51,99 €![Variation Tolerant On-Chip Interconnects]( "Variation Tolerant On-Chip Interconnects")
Variation Tolerant On-Chip Interconnects75,99 €
The desire for having a smaller-faster chip that does more than ever before, has led to shrinking feature size and growing integration density. This integration has left designers grappling with increasing concerns of signal-integrity (SI), timing- closure and power-consumption. Firstly, the shrinking feature size has resulted in greater delays. Further, the adjacent wires are now very close and cause Cross-talk to each other's signals. Traditional designs focus on protecting SI on long parallel wires. The SI designs accomodate the worst case delays of signals; while they aim to improve the worst-case delays at a circuit level using novel tricks, they are transparent to the actual data carried in the wires. Departing from this trend, this work aims to introduce an information theoretic approach to address data-integrity (DI). A novel approach for evaluating the data carrying capacity of long parallel wires is presented herein. This capacity is much greater than the data-rate achieved by SI designs. This work also proposes several practical designs with data-rate approaching this capacity.