Andere Kunden interessierten sich auch für
![Dynamic Partial Self-Reconfiguration]( "Dynamic Partial Self-Reconfiguration")
Dynamic Partial Self-Reconfiguration63,99 €![High-level platform modeling and exploration]( "High-level platform modeling and exploration")
High-level platform modeling and exploration38,99 €![Embedded Computer Systems: Architectures, Modeling, and Simulation]( "Embedded Computer Systems: Architectures, Modeling, and Simulation")
Embedded Computer Systems: Architectures, Modeling, and Simulation39,99 €![Computer Systems: Architectures, Modeling, and Simulation]( "Computer Systems: Architectures, Modeling, and Simulation")
Computer Systems: Architectures, Modeling, and Simulation40,99 €![Kostengetriebener Entwurf drahtloser Sensornetzwerke]( "Kostengetriebener Entwurf drahtloser Sensornetzwerke")
Kostengetriebener Entwurf drahtloser Sensornetzwerke89,90 €![Managing Dynamic Non-Uniform Cache Architectures]( "Managing Dynamic Non-Uniform Cache Architectures")
Managing Dynamic Non-Uniform Cache Architectures44,99 €![An Energy Efficient and Dynamic Security Protocol for Wireless Sensor Networks]( "An Energy Efficient and Dynamic Security Protocol for Wireless Sensor Networks")
An Energy Efficient and Dynamic Security Protocol for Wireless Sensor Networks42,95 €
Due to the on-going micro-miniaturisation in chip
production, hardware development has changed from
plain circuit design into the development of complex
heterogeneous systems within the last decade.
Configurable logic devices evolved considerably as
well, but in some branches of the market there is
even more hunger for bigger chips to be filled with
more functionality. This is due to the trend to pack
complete chipsets onto a single platform resulting in
systems-on-chip (SOC) and even complete
networks-on-chip (NOC).
Exploiting the ability to dynamically reconfigure
(i.e. partially change its functionality during
run-time) enables the implementation of systems that
do not fit into the chip completely. The major
obstacle here is that development tools do not
support dynamic reconfiguration conveniently. This
book proposes a methodology for developing and
refining reconfigurable hardware on all abstraction
levels provided by the number one system development
language SystemC.
production, hardware development has changed from
plain circuit design into the development of complex
heterogeneous systems within the last decade.
Configurable logic devices evolved considerably as
well, but in some branches of the market there is
even more hunger for bigger chips to be filled with
more functionality. This is due to the trend to pack
complete chipsets onto a single platform resulting in
systems-on-chip (SOC) and even complete
networks-on-chip (NOC).
Exploiting the ability to dynamically reconfigure
(i.e. partially change its functionality during
run-time) enables the implementation of systems that
do not fit into the chip completely. The major
obstacle here is that development tools do not
support dynamic reconfiguration conveniently. This
book proposes a methodology for developing and
refining reconfigurable hardware on all abstraction
levels provided by the number one system development
language SystemC.