Andere Kunden interessierten sich auch für
![Fault-Tolerance Techniques for SRAM-Based FPGAs]( "Fault-Tolerance Techniques for SRAM-Based FPGAs")
Fault-Tolerance Techniques for SRAM-Based FPGAs74,99 €![Integrated Circuit Test Engineering]( "Integrated Circuit Test Engineering")
Integrated Circuit Test Engineering68,99 €![On-Chip Current Sensors for Reliable, Secure, and Low-Power Integrated Circuits]( "On-Chip Current Sensors for Reliable, Secure, and Low-Power Integrated Circuits")
On-Chip Current Sensors for Reliable, Secure, and Low-Power Integrated Circuits42,99 €![Test Generation of Crosstalk Delay Faults in VLSI Circuits]( "Test Generation of Crosstalk Delay Faults in VLSI Circuits")
Test Generation of Crosstalk Delay Faults in VLSI Circuits103,99 €![Test Generation of Crosstalk Delay Faults in VLSI Circuits]( "Test Generation of Crosstalk Delay Faults in VLSI Circuits")
Test Generation of Crosstalk Delay Faults in VLSI Circuits103,99 €![On-Chip Current Sensors for Reliable, Secure, and Low-Power Integrated Circuits]( "On-Chip Current Sensors for Reliable, Secure, and Low-Power Integrated Circuits")
On-Chip Current Sensors for Reliable, Secure, and Low-Power Integrated Circuits59,99 €![Analysis and Design of Resilient VLSI Circuits]( "Analysis and Design of Resilient VLSI Circuits")
Analysis and Design of Resilient VLSI Circuits110,99 €
Combining theory with practical examples, this volume presents a comprehensive overview of logic circuits. The text presents techniques used to analyze, design and test logic circuits with probabilistic behavior, and provides a multidisciplinary approach to uncertainty.
Integrated circuits (ICs) increasingly exhibit uncertain characteristics due to soft errors, inherently probabilistic devices, and manufacturing variability. As device technologies scale, these effects can be detrimental to the reliability of logic circuits. To improve future semiconductor designs, this book describes methods for analyzing, designing, and testing circuits subject to probabilistic effects. The authors first develop techniques to model inherently probabilistic methods in logic circuits and to test circuits for determining their reliability after they are manufactured. Then, they study error-masking mechanisms intrinsic to digital circuits and show how to leverage them to design more reliable circuits. The book describes techniques for:
Modeling and reasoning about probabilistic behavior in logic circuits, including a matrix-based reliability-analysis framework;
Accurate analysis of soft-error rate (SER) based on functional-simulation, sufficiently scalable for use in gate-level optimizations;
Logic synthesis for greater resilience against soft errors, which improves reliability using moderate overhead in area and performance;
Test-generation and test-compaction methods aimed at probabilistic faults in logic circuits that facilitate accurate and efficient post-manufacture measurement of soft-error susceptibility.
Integrated circuits (ICs) increasingly exhibit uncertain characteristics due to soft errors, inherently probabilistic devices, and manufacturing variability. As device technologies scale, these effects can be detrimental to the reliability of logic circuits. To improve future semiconductor designs, this book describes methods for analyzing, designing, and testing circuits subject to probabilistic effects. The authors first develop techniques to model inherently probabilistic methods in logic circuits and to test circuits for determining their reliability after they are manufactured. Then, they study error-masking mechanisms intrinsic to digital circuits and show how to leverage them to design more reliable circuits. The book describes techniques for:
Modeling and reasoning about probabilistic behavior in logic circuits, including a matrix-based reliability-analysis framework;
Accurate analysis of soft-error rate (SER) based on functional-simulation, sufficiently scalable for use in gate-level optimizations;
Logic synthesis for greater resilience against soft errors, which improves reliability using moderate overhead in area and performance;
Test-generation and test-compaction methods aimed at probabilistic faults in logic circuits that facilitate accurate and efficient post-manufacture measurement of soft-error susceptibility.