Andere Kunden interessierten sich auch für
![Design & Implementation of Low Power & Area Optimized DCTQ Processor]( "Design & Implementation of Low Power & Area Optimized DCTQ Processor")
Design & Implementation of Low Power & Area Optimized DCTQ Processor40,99 €![FPGA Based 32-bit RISC Communication Processor Design]( "FPGA Based 32-bit RISC Communication Processor Design")
FPGA Based 32-bit RISC Communication Processor Design26,99 €![Design of Reconfigurable VLIW Processor]( "Design of Reconfigurable VLIW Processor")
Design of Reconfigurable VLIW Processor36,99 €![Design of High Speed 32-Bit Floating Point FFT Processor using FPGA]( "Design of High Speed 32-Bit Floating Point FFT Processor using FPGA")
Design of High Speed 32-Bit Floating Point FFT Processor using FPGA26,99 €![Speaker Recognition using MFCC and Vector Quantization]( "Speaker Recognition using MFCC and Vector Quantization")
Speaker Recognition using MFCC and Vector Quantization23,99 €![Content Based Image Retrieval Using Support Vector Machine (SVM)]( "Content Based Image Retrieval Using Support Vector Machine (SVM)")
Content Based Image Retrieval Using Support Vector Machine (SVM)26,99 €![Space Vector PWM Algorithms for DTC - Open End Winding Induction Motor]( "Space Vector PWM Algorithms for DTC - Open End Winding Induction Motor")
Space Vector PWM Algorithms for DTC - Open End Winding Induction Motor42,99 €
With the wide spread of wireless technology, the time for 4G has arrived, and 5G will appear not so far in the future. However, no matter whether it is 4G or 5G, low latency is a mandatory requirement for baseband processing at base stations for modern cellular standards. In particular, in a future 5G wireless system, with massive MIMO and ultra-dense cells, the demand for low round trip latency between the mobile device and the base station requires a baseband processing delay of 1 ms. This is 10 percentage of today's LTE-A round trip latency, while at the same time massive MIMO requires large-scale matrix computations. This is especially true for channel estimation and MIMO detection at the base station. Therefore, it is essential to ensure low latency for the user data traffic. In this master's thesis, LTE/LTE-A uplink physical layer processing: channel estimation/MIMO detection are examined. The key aspect which affects the algorithms' speed is identified as the need for "massive complex matrix inversion". A parallel coding scheme is proposed to implement a matrix inversion kernel algorithm on a single instruction multiple data stream (SIMD) vector processor.