Andere Kunden interessierten sich auch für
![Progettazione e implementazione di un'unità MAC a 64 bit basata su FPGA]( "Progettazione e implementazione di un'unità MAC a 64 bit basata su FPGA")
Progettazione e implementazione di un'unità MAC a 64 bit basata su FPGA23,99 €![Conceção e implementação de uma unidade MAC de 64 bits baseada em FPGA]( "Conceção e implementação de uma unidade MAC de 64 bits baseada em FPGA")
Conceção e implementação de uma unidade MAC de 64 bits baseada em FPGA23,99 €![Conception et implémentation d'une unité MAC 64 bits basée sur un FPGA]( "Conception et implémentation d'une unité MAC 64 bits basée sur un FPGA")
Conception et implémentation d'une unité MAC 64 bits basée sur un FPGA23,99 €![Design and Implementation of 4-BIT Shift Register Using 2PASCL Logic]( "Design and Implementation of 4-BIT Shift Register Using 2PASCL Logic")
Design and Implementation of 4-BIT Shift Register Using 2PASCL Logic33,99 €![Interstate 64 in Missouri]( "Interstate 64 in Missouri")
Interstate 64 in Missouri25,99 €![Razrabotka i realizaciq 64-bitnogo MAC-bloka na baze PLIS]( "Razrabotka i realizaciq 64-bitnogo MAC-bloka na baze PLIS")
Razrabotka i realizaciq 64-bitnogo MAC-bloka na baze PLIS23,99 €![National Highway 64 (India)]( "National Highway 64 (India)")
National Highway 64 (India)22,99 €
Nowadays in VLSI, the technology size, power, and speed are the main constraints to design any circuits. In normal multipliers, delay will be more and the number of computations also will be more. Because of that speed of the circuits designed with the normal multipliers will be low and it will consume more power. This book describes Multiply and Accumulate Unit using Vedic Multiplier and DKG reversible logic gates. The Vedic Multiplier is designed by using Urdhava Triyagbhayam sutra and the adder design is done by using reversible logic to perform high speed operations. Reversible logic gates are also the essential constraint for the promising field of Quantum computing. The Urdhava Triyagbhayam multiplier is used for the multiplication function to reduce partial products in the multiplication process and to get high concert and less area. The reversible logic is used to get less power. The MAC is designed using Verilog code, simulation, synthesis is done in both RTL compiler using Xilinx and implemented on Spartan 3e FPGA Board.