Andere Kunden interessierten sich auch für
![CMOS SRAM Design and analysis of low leakage and high speed SRAM cell]( "CMOS SRAM Design and analysis of low leakage and high speed SRAM cell")
CMOS SRAM Design and analysis of low leakage and high speed SRAM cell36,99 €![Design and Development of Low Voltage Process Invariant SRAM Cell]( "Design and Development of Low Voltage Process Invariant SRAM Cell")
Design and Development of Low Voltage Process Invariant SRAM Cell46,99 €![Design and Analysis of High Performance Full Adder Cell]( "Design and Analysis of High Performance Full Adder Cell")
Design and Analysis of High Performance Full Adder Cell32,99 €![Design Of SRAM Cells For Low Power Dissipation And High SNM]( "Design Of SRAM Cells For Low Power Dissipation And High SNM")
Design Of SRAM Cells For Low Power Dissipation And High SNM32,99 €![LOW POWER VLSI DESIGN]( "LOW POWER VLSI DESIGN")
LOW POWER VLSI DESIGN50,99 €![Design and performance analysis of low power and high speed dual modulus prescalers]( "Design and performance analysis of low power and high speed dual modulus prescalers")
Design and performance analysis of low power and high speed dual modulus prescalers46,99 €![Performance Enhancement of SRAM FINFET using different Gate materials]( "Performance Enhancement of SRAM FINFET using different Gate materials")
Performance Enhancement of SRAM FINFET using different Gate materials23,99 €
In this book, a novel SRAM cell with eight transistors is being proposed to reduce the static hence total power dissipation. When compared to the conventional 6T SRAM and NC-SRAM cell, the proposed SRAM shows a significant reduction in the gate leakage current, static and total power dissipation while produce higher stability. In the technique employed for the proposed SRAM cell, the operating voltage is reduced in idle mode. The technique led a reduction of 31.2% in the total power dissipation, a reduction of 40.4% on static power dissipation, and The SVNM SINM WTV and WTI of proposed SRAM cell was also improved by 11.17%, 52.30%, 2.15%, 59.1% respectively as compare to 6T SRAM cell and as compare to NC-SRAM cell is 27.26%, 47.44%, 4.31%, 64.44% respectively. Cadence Virtuoso tools are used for simulation with 90- nm CMOS process technology.