Andere Kunden interessierten sich auch für
![Highly Reliable Reconfigurable Real Time Systems]( "Highly Reliable Reconfigurable Real Time Systems")
Highly Reliable Reconfigurable Real Time Systems16,99 €![Using Fine Grain Approaches for highly reliable Design of FPGA-based Systems in Space]( "Using Fine Grain Approaches for highly reliable Design of FPGA-based Systems in Space")
Using Fine Grain Approaches for highly reliable Design of FPGA-based Systems in Space56,00 €![Design of 5.5 GHz Highly Linear CMOS Low Noise Amplifier]( "Design of 5.5 GHz Highly Linear CMOS Low Noise Amplifier")
Design of 5.5 GHz Highly Linear CMOS Low Noise Amplifier26,99 €![Reuse Methodology Manual for System-On-A-Chip Designs]( "Reuse Methodology Manual for System-On-A-Chip Designs")
Reuse Methodology Manual for System-On-A-Chip Designs75,99 €![On the Design of a Highly Linear CMOS Programmable Transconductor]( "On the Design of a Highly Linear CMOS Programmable Transconductor")
On the Design of a Highly Linear CMOS Programmable Transconductor36,99 €![Highly Stretchable Microflow Sensor for Monitoring of Hemodynamics]( "Highly Stretchable Microflow Sensor for Monitoring of Hemodynamics")
Highly Stretchable Microflow Sensor for Monitoring of Hemodynamics26,99 €![Tool and Methodology for Optimal Design of Synchronous Motors]( "Tool and Methodology for Optimal Design of Synchronous Motors")
Tool and Methodology for Optimal Design of Synchronous Motors26,99 €
In spite of the huge research efforts and respectable scientific achievements, there are still challenges regarding the use of commercial ASIC technologies in space and safety-critical applications. The most important challenges are: 1. Radiation-hardened technologies are expensive (qualification and quality requirements are severe) and commercially not attractive (small volume production). 2. There is no standard integrated framework of circuit design techniques that provides simultaneous SEU, SET, and SEL fault-tolerance. 3. There is no standard design automation flow for fault-tolerant digital ASICs and SOCs. This book presents a design methodology for fault-tolerant ASIC that is based on redundant circuits with latchup protection and additional implementation steps during logic synthesis and layout generation. The proposed design approach provides the ASICs immune to the upsets, transients, and latchup faults by combining and integrating different fault-tolerant techniques ina carefully designed procedure.