Andere Kunden interessierten sich auch für
![High Speed Low Offset Power Efficient Dynamic CMOS Comparator]( "High Speed Low Offset Power Efficient Dynamic CMOS Comparator")
High Speed Low Offset Power Efficient Dynamic CMOS Comparator40,99 €![Low Power Cmos Based Flash ADC]( "Low Power Cmos Based Flash ADC")
Low Power Cmos Based Flash ADC32,99 €![A Low Power Discrete Time Band-Pass Sigma Delta Modulator ADC]( "A Low Power Discrete Time Band-Pass Sigma Delta Modulator ADC")
A Low Power Discrete Time Band-Pass Sigma Delta Modulator ADC26,99 €![Low-power 8-bit Pipelined ADC with current mode MDAC]( "Low-power 8-bit Pipelined ADC with current mode MDAC")
Low-power 8-bit Pipelined ADC with current mode MDAC32,99 €![Design of analog to digital converter using 180nm CMOS technology]( "Design of analog to digital converter using 180nm CMOS technology")
Design of analog to digital converter using 180nm CMOS technology23,99 €![Design of Finfet Based Low Power High Speed and 3-bit Flash Adc]( "Design of Finfet Based Low Power High Speed and 3-bit Flash Adc")
Design of Finfet Based Low Power High Speed and 3-bit Flash Adc17,99 €![Design of Oversampled ¿¿ ADC Decimation Filters with High Performance]( "Design of Oversampled ¿¿ ADC Decimation Filters with High Performance")
Design of Oversampled ¿¿ ADC Decimation Filters with High Performance26,99 €
Folding and Interpolating ADCs have been shown to be an effective means of digitization of high bandwidth signals at intermediate resolution. The book focuses on design of low power Folding and Interpolating ADC using novel cascaded folding amplifier. The architecture improvements and optimization of various sub blocks are discussed in the book. The pre- processing block-folding amplifier is designed to reduce power consumption and settling time. In ADC, comparators consume the major part of the total power. The converter architecture is designed with reduced number of comparators and minimum hardware. For further reduction of latency and number of comparators, folding amplifier is used in the design of coarse and fine converter both. To reduce the power consumption, encoder based on XOR-OR logic is used. The design is implemented using 0.35um technology at 3.3V.