Andere Kunden interessierten sich auch für
![FPGA Based 32-bit RISC Communication Processor Design]( "FPGA Based 32-bit RISC Communication Processor Design")
FPGA Based 32-bit RISC Communication Processor Design26,99 €![FFT / IFFT Architectures Using Fused Floating-point Operations]( "FFT / IFFT Architectures Using Fused Floating-point Operations")
FFT / IFFT Architectures Using Fused Floating-point Operations44,99 €![Next-Generation Floating-Point Arithmetic Unit]( "Next-Generation Floating-Point Arithmetic Unit")
Next-Generation Floating-Point Arithmetic Unit44,99 €![Implementation of a Binary Floating Point Fused Multiply-Add Unit]( "Implementation of a Binary Floating Point Fused Multiply-Add Unit")
Implementation of a Binary Floating Point Fused Multiply-Add Unit32,99 €![Design and Implementation of Floating Point Vedic Multiplier in VHDL]( "Design and Implementation of Floating Point Vedic Multiplier in VHDL")
Design and Implementation of Floating Point Vedic Multiplier in VHDL19,99 €![Standard-compliant decimal floating point]( "Standard-compliant decimal floating point")
Standard-compliant decimal floating point32,99 €![Design of FFT Processor using Double Base Number System]( "Design of FFT Processor using Double Base Number System")
Design of FFT Processor using Double Base Number System32,99 €
The Discrete Fourier Transform (DFT) is used in a wide variety of Digital Signal Processing applications. The algorithm used to implement this transform requires intensive arithmetic computation as well as complex control and sequence functions.The designer of VLSI components is faced with problem of identifying requirements and architectures for FFT algorithm which directly support the DFT. Design goals of this book includes 32-bit floating point FFT calculation in IEEE 754 single Precision number format with very high speed. This book focuses on design, simulation, synthesis and implementation of 32-bit Floating point FFT algorithm in Radix 2 DIT form implemented on virtex II pro FPGA. FPGAs as programmable hardware devices are particularly suitable to encompass both high processing speeds and flexibility to meet the quickly changing DSP designs. Particularly, this book has revealed that the FFT algorithm for DSP-based systems can be efficiently implemented by using Virtex II Pro FPGA with a high speed.