Andere Kunden interessierten sich auch für
![Automotive Vision Camera System based on Neuromorphic Processor]( "Automotive Vision Camera System based on Neuromorphic Processor")
Automotive Vision Camera System based on Neuromorphic Processor36,99 €![FPGA Based 32-bit RISC Communication Processor Design]( "FPGA Based 32-bit RISC Communication Processor Design")
FPGA Based 32-bit RISC Communication Processor Design26,99 €![Design of Reconfigurable VLIW Processor]( "Design of Reconfigurable VLIW Processor")
Design of Reconfigurable VLIW Processor36,99 €![Design of High Speed 32-Bit Floating Point FFT Processor using FPGA]( "Design of High Speed 32-Bit Floating Point FFT Processor using FPGA")
Design of High Speed 32-Bit Floating Point FFT Processor using FPGA26,99 €![Design & Implementation of Low Power & Area Optimized DCTQ Processor]( "Design & Implementation of Low Power & Area Optimized DCTQ Processor")
Design & Implementation of Low Power & Area Optimized DCTQ Processor40,99 €![Design of a Arduino Processor Based Bi-Servo Robotic Walker]( "Design of a Arduino Processor Based Bi-Servo Robotic Walker")
Design of a Arduino Processor Based Bi-Servo Robotic Walker26,99 €![Design and Implementation of 5G algorithms on SIMD vector processor]( "Design and Implementation of 5G algorithms on SIMD vector processor")
Design and Implementation of 5G algorithms on SIMD vector processor36,99 €
This book presents the VLSI architecture to achieve high-throughput and improved-quality stereo vision for real applications. The stereo vision processor generates gray-scale output images with depth information from input images taken by two CMOS Image Sensors (CIS). The depth estimator using the sum of absolute differences (SAD) algorithm as stereo matching technique is implemented on hardware by exploiting pipelining and parallelism. To produce depth maps with improved-quality at real-time, pre- and post-processing units are adopted, and to enhance the adaptability of the system to real environments, special function registers (SFRs) are assigned to vision parameters. The design using 0.18um standard CMOS technology can operate at 120MHz clock, achieving over 140 frames/sec depth maps with 320 by 240 image size and 64 disparity levels. Experimental results based on images taken in real world and the Middlebury data set will be presented. Comparison data with existing hardware systems and hardware specifications of the proposed processor will be given.