Andere Kunden interessierten sich auch für
![Ultra-Low-Power Short-Range Radios]( "Ultra-Low-Power Short-Range Radios")
Ultra-Low-Power Short-Range Radios74,99 €![Digital Signal Processing in Power Electronics Control Circuits]( "Digital Signal Processing in Power Electronics Control Circuits")
Digital Signal Processing in Power Electronics Control Circuits125,99 €![Flip-Flop Design in Nanometer CMOS]( "Flip-Flop Design in Nanometer CMOS")
Flip-Flop Design in Nanometer CMOS74,99 €![Flip-Flop Design in Nanometer CMOS]( "Flip-Flop Design in Nanometer CMOS")
Flip-Flop Design in Nanometer CMOS74,99 €![Low Power VLSI Design]( "Low Power VLSI Design")
Low Power VLSI Design169,95 €![Handbook of Biochips]( "Handbook of Biochips")
Handbook of Biochips788,99 €![Ultra Low Noise CMOS Image Sensors]( "Ultra Low Noise CMOS Image Sensors")
Ultra Low Noise CMOS Image Sensors103,99 €
In DSP Architecture Design Essentials, authors Dejan Markovic and Robert W. Brodersen cover a key subject for the successful realization of DSP algorithms for communications, multimedia, and healthcare applications. The book addresses the need for DSP architecture design that maps advanced DSP algorithms to hardware in the most power- and area-efficient way.
The key feature of this text is a design methodology based on a high-level design model that leads to hardware implementation with minimum power and area. The methodology includes algorithm-level considerations such as automated word-length reduction and intrinsic data properties that can be leveraged to reduce hardware complexity. From a high-level data-flow graph model, an architecture exploration methodology based on linear programming is used to create an array of architectural solutions tailored to the underlying hardware technology.
The book is supplemented with online material: bibliography, design examples, CAD tutorials and custom software.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.
The key feature of this text is a design methodology based on a high-level design model that leads to hardware implementation with minimum power and area. The methodology includes algorithm-level considerations such as automated word-length reduction and intrinsic data properties that can be leveraged to reduce hardware complexity. From a high-level data-flow graph model, an architecture exploration methodology based on linear programming is used to create an array of architectural solutions tailored to the underlying hardware technology.
The book is supplemented with online material: bibliography, design examples, CAD tutorials and custom software.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.