Andere Kunden interessierten sich auch für
![Fault-tolerant Cells for Nanoelectronic Computing]( "Fault-tolerant Cells for Nanoelectronic Computing")
Fault-tolerant Cells for Nanoelectronic Computing38,99 €![A Novel approach for Fault Tolerant Nano Memory Applications]( "A Novel approach for Fault Tolerant Nano Memory Applications")
A Novel approach for Fault Tolerant Nano Memory Applications23,99 €![LPV Modeling, Identification and Fault Tolerant Control]( "LPV Modeling, Identification and Fault Tolerant Control")
LPV Modeling, Identification and Fault Tolerant Control36,99 €![Low Power Fault Tolerant Latches and Flip-flops]( "Low Power Fault Tolerant Latches and Flip-flops")
Low Power Fault Tolerant Latches and Flip-flops40,99 €![Fault-Tolerant Circuit Design Methodology]( "Fault-Tolerant Circuit Design Methodology")
Fault-Tolerant Circuit Design Methodology64,99 €![Efficient Routing Algorithm for Delay Tolerant Networks]( "Efficient Routing Algorithm for Delay Tolerant Networks")
Efficient Routing Algorithm for Delay Tolerant Networks26,99 €![Fault Tolerant DPFC]( "Fault Tolerant DPFC")
Fault Tolerant DPFC26,99 €
One of the challenges faced today in the design of microprocessors is to obtain energy efficiency, speed and reliability at the same time with technology scaling, in the face of extreme process variations. The variation in delay behavior of the same design within-die and die-to-die increases significantly at technology nodes below 10nm. In addition, timing variations during chip operation occur due to dynamically changing factors like workload, temperature, aging. To guarantee lifetime operational correctness under timing uncertainties, safety margins in the form of one-time worst-case guard-bands are incorporated into the design resulting in energy-speed inefficiencies. This book does literature survey of the digital design and micro-architectural techniques in literature to tackle the above challenges. Two methods are described in detail (1) A low cost post-manufacturing self-testing and speed-tuning methodology to top-up speed coverage and find the maximum reliable clock frequency of each processor pipeline in a multi-processor system (2) Design and operation of a novel timing variation tolerant pipeline design, which eliminates the need to incorporate timing safety margins.