Andere Kunden interessierten sich auch für
![Energy Efficient Design Of RAM And It's Implementation on FPGA]( "Energy Efficient Design Of RAM And It's Implementation on FPGA")
Energy Efficient Design Of RAM And It's Implementation on FPGA26,99 €![Energy Efficient Design Techniques On FPGA]( "Energy Efficient Design Techniques On FPGA")
Energy Efficient Design Techniques On FPGA40,99 €![International Conference on Green Computing and Engineering Technology]( "International Conference on Green Computing and Engineering Technology")
International Conference on Green Computing and Engineering Technology36,99 €![Design and Implementation of FPGA based 64 bit MAC Unit]( "Design and Implementation of FPGA based 64 bit MAC Unit")
Design and Implementation of FPGA based 64 bit MAC Unit23,99 €![Computing with Memory for Energy-Efficient Robust Systems]( "Computing with Memory for Energy-Efficient Robust Systems")
Computing with Memory for Energy-Efficient Robust Systems81,99 €![PVT Variation Aware Low Power Vedic Multiplier Design For DSPs on FPGA]( "PVT Variation Aware Low Power Vedic Multiplier Design For DSPs on FPGA")
PVT Variation Aware Low Power Vedic Multiplier Design For DSPs on FPGA36,99 €![Design and Implementation of Area-Efficient Dual-Mode Double Precision]( "Design and Implementation of Area-Efficient Dual-Mode Double Precision")
Design and Implementation of Area-Efficient Dual-Mode Double Precision26,99 €
In the era of High Performance Energy Efficient Computing (HPEEC), the focus of research is again shifting for Eco-friendly design. Eco-Friendly design is a environment friendly design which has achieved energy efficiency in signicant amount. In this work, we applied 3 clock gating techniques (Latch Free, Latch Based, Flip-Flop Based) on 3 ALU(Synchronous, Asynchronous and Global Reset) to find the most energy efficient techniques out of 6 combination under consideration. Then, we try to get the benefit of 28nm technology in term of energy efficiency, which delivers twice the gate density of the 40nm process and also features a BRAM cell size shrink of 50 percent. Finally, we search for the most energy efficient IO Standard for latch free clock gated global reset ALU to design the most energy efficient ALU possible.