Andere Kunden interessierten sich auch für
![Emerging Memory Technologies]( "Emerging Memory Technologies")
Emerging Memory Technologies82,99 €![Trace-Based Post-Silicon Validation for VLSI Circuits]( "Trace-Based Post-Silicon Validation for VLSI Circuits")
Trace-Based Post-Silicon Validation for VLSI Circuits74,99 €![In Search of the Next Memory]( "In Search of the Next Memory")
In Search of the Next Memory95,99 €![Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs]( "Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs")
Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs81,99 €![Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs]( "Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs")
Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs76,99 €![Scheduling Real-Time Streaming Applications onto an Embedded Multiprocessor]( "Scheduling Real-Time Streaming Applications onto an Embedded Multiprocessor")
Scheduling Real-Time Streaming Applications onto an Embedded Multiprocessor74,99 €![Dynamic Memory Management for Embedded Systems]( "Dynamic Memory Management for Embedded Systems")
Dynamic Memory Management for Embedded Systems37,99 €
This book equips readers with tools for computer architecture of high performance, low power, and high reliability memory hierarchy in computer systems based on emerging memory technologies, such as STTRAM, PCM, FBDRAM, etc. The techniques described offer advantages of high density, near-zero static power, and immunity to soft errors, which have the potential of overcoming the "memory wall." The authors discuss memory design from various perspectives: emerging memory technologies are employed in the memory hierarchy with novel architecture modification; hybrid memory structure is introduced to leverage advantages from multiple memory technologies; an analytical model named "Moguls" is introduced to explore quantitatively the optimization design of a memory hierarchy; finally, the vulnerability of the CMPs to radiation-based soft errors is improved by replacing different levels of on-chip memory with STT-RAMs.