Andere Kunden interessierten sich auch für
![Reliable Software for Unreliable Hardware]( "Reliable Software for Unreliable Hardware")
Reliable Software for Unreliable Hardware37,99 €![Low Power CMOS Approximate Voting Architecture for Reliable Computing]( "Low Power CMOS Approximate Voting Architecture for Reliable Computing")
Low Power CMOS Approximate Voting Architecture for Reliable Computing23,99 €![Highly Reliable Reconfigurable Real Time Systems]( "Highly Reliable Reconfigurable Real Time Systems")
Highly Reliable Reconfigurable Real Time Systems16,99 €![Computer Architecture and Organization]( "Computer Architecture and Organization")
Computer Architecture and Organization36,99 €![A reliable logic bist with scalable approach]( "A reliable logic bist with scalable approach")
A reliable logic bist with scalable approach26,99 €![Design Methodology for highly Reliable Digital ASIC Designs]( "Design Methodology for highly Reliable Digital ASIC Designs")
Design Methodology for highly Reliable Digital ASIC Designs45,99 €![Soft Error Mechanisms, Modeling and Mitigation]( "Soft Error Mechanisms, Modeling and Mitigation")
Soft Error Mechanisms, Modeling and Mitigation37,99 €
Reconfigurable Field Programmable Gate Arrays (FPGAs) are extensively employed in various application domains due to their flexibility, high-density functionality, high performance and low-cost development. However, the challenge that must be tackled during system design is their high susceptibility to the radiation induced faults such as Single Event Effects (SEEs). These radiation induced faults are a major concern in safety and mission critical systems such as automotive and avionics systems. In general, most of today's commercial off-the shelf (COTS) FPGAs are not designed to work under these harsh environments, except for specific circuits that have been radiation-hardened at the fabrication process level, but at a very high cost overhead, which makes them less interesting from an economic and performance point of view. The work presented in this manuscript is a contribution to a multi-partner project, aims to develop a low-cost reliable FPGA architecture with supporting EDAtool-suite that offers a complete environment for a fault tolerant system design.