Andere Kunden interessierten sich auch für
![New Data Structures and Algorithms for Logic Synthesis and Verification]( "New Data Structures and Algorithms for Logic Synthesis and Verification")
New Data Structures and Algorithms for Logic Synthesis and Verification37,99 €![Advanced Logic Synthesis]( "Advanced Logic Synthesis")
Advanced Logic Synthesis74,99 €![Transactions on Computational Science XXIV]( "Transactions on Computational Science XXIV")
Transactions on Computational Science XXIV38,99 €![Advanced Techniques in Logic Synthesis, Optimizations and Applications]( "Advanced Techniques in Logic Synthesis, Optimizations and Applications")
Advanced Techniques in Logic Synthesis, Optimizations and Applications96,99 €![Reversible Logic Synthesis Methodologies with Application to Quantum Computing]( "Reversible Logic Synthesis Methodologies with Application to Quantum Computing")
Reversible Logic Synthesis Methodologies with Application to Quantum Computing74,99 €![Logic Synthesis for Asynchronous Controllers and Interfaces]( "Logic Synthesis for Asynchronous Controllers and Interfaces")
Logic Synthesis for Asynchronous Controllers and Interfaces83,99 €![Design of Reconfigurable Logic Controllers]( "Design of Reconfigurable Logic Controllers")
Design of Reconfigurable Logic Controllers74,99 €
This book is a monograph devoted to logic synthesis and optimization for CPLDs. CPLDs' macrocell can also be interpreted as programmable AND-fixed OR structure, well known as PAL-based structure. The question is: what should be done when the number of implicants representing function exceeds the number of product terms available in a logic block. The answer is ... in the book.
Logic synthesis and optimization methods dedicated for PAL-based structures are proposed. The methods strive to find the optimum fit for the combinational logic and finite state machines to the structure of the logic device and aim at area and speed optimization. The theoretical background and complete strategies are richly illustrated with examples and figures.
Logic synthesis and optimization methods dedicated for PAL-based structures are proposed. The methods strive to find the optimum fit for the combinational logic and finite state machines to the structure of the logic device and aim at area and speed optimization. The theoretical background and complete strategies are richly illustrated with examples and figures.