Andere Kunden interessierten sich auch für
![Performance Analysis of Modified Karatsuba Multiplier and Application]( "Performance Analysis of Modified Karatsuba Multiplier and Application")
Performance Analysis of Modified Karatsuba Multiplier and Application29,99 €![Design of High Speed and Low Power Configurable Booth Multiplier]( "Design of High Speed and Low Power Configurable Booth Multiplier")
Design of High Speed and Low Power Configurable Booth Multiplier36,99 €![MODBUS using UART Protocol with Verilog HDL]( "MODBUS using UART Protocol with Verilog HDL")
MODBUS using UART Protocol with Verilog HDL29,99 €![QoS IN FIXED WIRELESS ACCESS NETWORKS]( "QoS IN FIXED WIRELESS ACCESS NETWORKS")
QoS IN FIXED WIRELESS ACCESS NETWORKS42,99 €![Digital circuits and architecture elements]( "Digital circuits and architecture elements")
Digital circuits and architecture elements29,99 €![Cmos design of tree multiplier using low power vlsi and full adder]( "Cmos design of tree multiplier using low power vlsi and full adder")
Cmos design of tree multiplier using low power vlsi and full adder30,99 €![Electronic Design Automation Lab Manual Volume-1]( "Electronic Design Automation Lab Manual Volume-1")
Electronic Design Automation Lab Manual Volume-126,99 €
The fixed-width multiplier is attractive to many multimedia and digital signal processing systems which are desirable to maintain a fixed format and allow a little accuracy loss to output data. This project presents the design of high-accuracy fixed-width modified Booth multipliers. To reduce the truncation error, first slightly modify the partial product matrix of Booth multiplication and then derive an effective error compensation function that makes the error distribution be more symmetric to and centralized in the error equal to zero, leading the fixed-width modified Booth multiplier to very small mean and mean-square errors. In addition, a simple compensation circuit mainly composed of the simplified sorting network is also proposed. Compared to the previous circuits, the proposed error compensation circuit can achieve a tiny mean error and a significant reduction in mean-square error while maintaining the approximate hardware overhead.