Andere Kunden interessierten sich auch für
![Design and Implementation of a Multicore Processor Using FPGA]( "Design and Implementation of a Multicore Processor Using FPGA")
Design and Implementation of a Multicore Processor Using FPGA45,99 €![Run-Time Customisation of Soft-Core CPUs on FPGA]( "Run-Time Customisation of Soft-Core CPUs on FPGA")
Run-Time Customisation of Soft-Core CPUs on FPGA32,99 €![Speed Control of Synchronous Motor using FPGA]( "Speed Control of Synchronous Motor using FPGA")
Speed Control of Synchronous Motor using FPGA32,99 €![Fractional FPGA Neural Networks]( "Fractional FPGA Neural Networks")
Fractional FPGA Neural Networks32,99 €![Hand Book on Hardware Cryptography - Algorithms and Analysis]( "Hand Book on Hardware Cryptography - Algorithms and Analysis")
Hand Book on Hardware Cryptography - Algorithms and Analysis45,99 €![FPGA-Based High Performance Wireless Sensor Node]( "FPGA-Based High Performance Wireless Sensor Node")
FPGA-Based High Performance Wireless Sensor Node29,99 €![Design of Softcore DSP Processors on FPGA Chips]( "Design of Softcore DSP Processors on FPGA Chips")
Design of Softcore DSP Processors on FPGA Chips57,99 €
IP-based design is inevitable, taking into account the complexities of today's electronic designs. One such IP core that plays an important role in IP-based designs is microprocessor core. Soft processor cores are delivered in RTL code and provide high flexibility for users. This work aims at improving an existing soft microprocessor core optimized for Xilinx Virtex®-4 FPGA, which runs at a very high clock frequency at around 350 MHz, whereas most processor cores released by FPGA vendors run at about 200 MHz. Improvement includes design and implementation of instruction and data caches. Mechanisms to allow non-cacheable memory access are also implemented. Interrupt support and exception handling is added as well, preparing the microprocessor core to host MMU-less operating systems such as uCLinux, and full Linux provided that MMU is also added to the processor core. Thorough verification of the added modules is heavily emphasized in this work. Maintaining core clock frequency at its maximum has been the main concern through all the design and implementation steps.