Andere Kunden interessierten sich auch für
![Power Distribution Networks with On-Chip Decoupling Capacitors]( "Power Distribution Networks with On-Chip Decoupling Capacitors")
Power Distribution Networks with On-Chip Decoupling Capacitors110,99 €![Systematic Methodology for Real-Time Cost-Effective Mapping of Dynamic Concurrent Task-Based Systems on Heterogenous Platforms]( "Systematic Methodology for Real-Time Cost-Effective Mapping of Dynamic Concurrent Task-Based Systems on Heterogenous Platforms")
Systematic Methodology for Real-Time Cost-Effective Mapping of Dynamic Concurrent Task-Based Systems on Heterogenous Platforms74,99 €![Global Specification and Validation of Embedded Systems]( "Global Specification and Validation of Embedded Systems")
Global Specification and Validation of Embedded Systems122,99 €![Functional Design Errors in Digital Circuits]( "Functional Design Errors in Digital Circuits")
Functional Design Errors in Digital Circuits110,99 €![Leaf Cell and Hierarchical Compaction Techniques]( "Leaf Cell and Hierarchical Compaction Techniques")
Leaf Cell and Hierarchical Compaction Techniques74,99 €![Symbolic Analysis for Automated Design of Analog Integrated Circuits]( "Symbolic Analysis for Automated Design of Analog Integrated Circuits")
Symbolic Analysis for Automated Design of Analog Integrated Circuits125,99 €![Predictive Technology Model for Robust Nanoelectronic Design]( "Predictive Technology Model for Robust Nanoelectronic Design")
Predictive Technology Model for Robust Nanoelectronic Design74,99 €
This book presents a novel multilevel full-chip router, namely mSIGMA for SIGnal-integrity and MAnufacturability optimization. These routing technologies will ensure faster time-to-market and time-to-profitability. The book includes a detailed description on the modern VLSI routing problems, and multilevel optimization on routing design to solve the chip complexity problem.
At 90 nm, wires account for nearly 75% of the total delay in a circuit. Even more insidious, however, is that among nearly 40% of these nets, more than 50% of their total net capacitance are attributed to the cross-coupling capacitance between neighboring signals. At this point a new design and optimization paradigm based on real wires is required. Nanometer routers must prevent and correct these effects on-the-fly in order to reach timing closure. From a manufacturability standpoint, nanometer routers must explicitly deal with the ever increasing design complexity, and be capable of adapting to the constraint requirements of timing, signal integrity, process antenna effect, and new interconnect architecture such as X-architecture.
In the nanometer era, we must look into new-generation routing technologies that combine high performance and capacity with the integration of congestion, timing, SI prevention, and DFM algorithms as the best means of getting to design closure quickly. In this book, we present a novel multilevel full-chip router, namely mSIGMA for SIGnal-integrity and MAnufacturability optimization. And these routing technologies will ensure faster time-to-market and time-to-profitability.
At 90 nm, wires account for nearly 75% of the total delay in a circuit. Even more insidious, however, is that among nearly 40% of these nets, more than 50% of their total net capacitance are attributed to the cross-coupling capacitance between neighboring signals. At this point a new design and optimization paradigm based on real wires is required. Nanometer routers must prevent and correct these effects on-the-fly in order to reach timing closure. From a manufacturability standpoint, nanometer routers must explicitly deal with the ever increasing design complexity, and be capable of adapting to the constraint requirements of timing, signal integrity, process antenna effect, and new interconnect architecture such as X-architecture.
In the nanometer era, we must look into new-generation routing technologies that combine high performance and capacity with the integration of congestion, timing, SI prevention, and DFM algorithms as the best means of getting to design closure quickly. In this book, we present a novel multilevel full-chip router, namely mSIGMA for SIGnal-integrity and MAnufacturability optimization. And these routing technologies will ensure faster time-to-market and time-to-profitability.