Andere Kunden interessierten sich auch für
![Formal Semantics for VHDL]( "Formal Semantics for VHDL")
Formal Semantics for VHDL123,99 €![Writing Testbenches: Functional Verification of Hdl Models]( "Writing Testbenches: Functional Verification of Hdl Models")
Writing Testbenches: Functional Verification of Hdl Models278,99 €![Worst-Case Execution Time Aware Compilation Techniques for Real-Time Systems]( "Worst-Case Execution Time Aware Compilation Techniques for Real-Time Systems")
Worst-Case Execution Time Aware Compilation Techniques for Real-Time Systems110,99 €![Worst-Case Execution Time Aware Compilation Techniques for Real-Time Systems]( "Worst-Case Execution Time Aware Compilation Techniques for Real-Time Systems")
Worst-Case Execution Time Aware Compilation Techniques for Real-Time Systems110,99 €![VHDL for Simulation, Synthesis and Formal Proofs of Hardware]( "VHDL for Simulation, Synthesis and Formal Proofs of Hardware")
VHDL for Simulation, Synthesis and Formal Proofs of Hardware245,99 €![The Verilog(r) Hardware Description Language]( "The Verilog(r) Hardware Description Language")
The Verilog(r) Hardware Description Language144,99 €![Advanced Memory Optimization Techniques for Low-Power Embedded Processors]( "Advanced Memory Optimization Techniques for Low-Power Embedded Processors")
Advanced Memory Optimization Techniques for Low-Power Embedded Processors74,99 €
Assertion-based design is a powerful new paradigm that is facilitating quality improvement in electronic design. Assertions are statements used to describe properties of the design (I.e., design intent), that can be included to actively check correctness throughout the design cycle and even the lifecycle of the product. With the appearance of two new languages, PSL and SVA, assertions have already started to improve verification quality and productivity.
This is the first book that presents an "under-the-hood" view of generating assertion checkers, and as such provides a unique and consistent perspective on employing assertions in major areas, such as: specification, verification, debugging, on-line monitoring and design quality improvement.
This is the first book that presents an "under-the-hood" view of generating assertion checkers, and as such provides a unique and consistent perspective on employing assertions in major areas, such as: specification, verification, debugging, on-line monitoring and design quality improvement.