Andere Kunden interessierten sich auch für
![Implementation and Optimization of the Advanced Encryption Standard Algorithm on an 8-Bit Field Programmable Gate Array Hardware Platform]( "Implementation and Optimization of the Advanced Encryption Standard Algorithm on an 8-Bit Field Programmable Gate Array Hardware Platform")
Implementation and Optimization of the Advanced Encryption Standard Algorithm on an 8-Bit Field Programmable Gate Array Hardware Platform62,99 €![A Single Chip Low Power Implementation of an Asynchronous FFT Algorithm for Space Applications]( "A Single Chip Low Power Implementation of an Asynchronous FFT Algorithm for Space Applications")
A Single Chip Low Power Implementation of an Asynchronous FFT Algorithm for Space Applications62,99 €![Characterization and Implementation of a Real-World Target Tracking Algorithm on Field Programmable Gate Arrays with Kalman Filter Test Case]( "Characterization and Implementation of a Real-World Target Tracking Algorithm on Field Programmable Gate Arrays with Kalman Filter Test Case")
Characterization and Implementation of a Real-World Target Tracking Algorithm on Field Programmable Gate Arrays with Kalman Filter Test Case62,99 €![A Low Power Application-Specific Integrated Circuit (ASIC) Implementation of Wavelet Transform/Inverse Transform]( "A Low Power Application-Specific Integrated Circuit (ASIC) Implementation of Wavelet Transform/Inverse Transform")
A Low Power Application-Specific Integrated Circuit (ASIC) Implementation of Wavelet Transform/Inverse Transform64,99 €![Parallel Implementation of an Artificial Neural Network Integrated Feature and Architecture Selection Algorithm]( "Parallel Implementation of an Artificial Neural Network Integrated Feature and Architecture Selection Algorithm")
Parallel Implementation of an Artificial Neural Network Integrated Feature and Architecture Selection Algorithm60,99 €![Mission Route Planning with Multiple Aircraft and Targets Using Parallel A* Algorithm]( "Mission Route Planning with Multiple Aircraft and Targets Using Parallel A* Algorithm")
Mission Route Planning with Multiple Aircraft and Targets Using Parallel A* Algorithm64,99 €![Evaluation and Mission-Specific Optimization of Satellite Packet Telemetry Protocol for Use on DoD Flight Test Ranges]( "Evaluation and Mission-Specific Optimization of Satellite Packet Telemetry Protocol for Use on DoD Flight Test Ranges")
Evaluation and Mission-Specific Optimization of Satellite Packet Telemetry Protocol for Use on DoD Flight Test Ranges60,99 €
There is a need to expedite the process of designing military hardware to stay ahead of the adversary. The core of this project was to build reusable, synthesizeable libraries to make this a possibility. In order to build these libraries, Matlab commands and functions, such as Conv2, Round, Floor, Pinv, etc., had to be converted into reusable VHDL modules. These modules make up reusable libraries for the Mission Specific Process (MSP) which will support AFRL/RY. The MSP allows the VLSI design process to be completed in a mere matter of days or months using an FPGA or ASIC design, as opposed to the current way of developing a system which can take 1-2 years to complete. By having the libraries built, the components can be implemented in an FPGA or ASIC design over and over again. The libraries make it possible to make upgrades to weapons systems to meet the ever-changing needs the War Fighter faces. MSP makes it possible to develop various algorithms, including algorithms implemented in Matlab. The MSP libraries were built and tested using TSMC 250-nm technology library from the Taiwan Semiconductor Manufacturing Company. They were also synthesized for an FPGA. The modules were all synthesized using the CAD tools from Cadence and Mentor Graphics. Power, area, and delay results for each module were presented.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.