Andere Kunden interessierten sich auch für
![Real-Time Reconfigurable UV-Light Programmable Floating-Gate CMOS]( "Real-Time Reconfigurable UV-Light Programmable Floating-Gate CMOS")
Real-Time Reconfigurable UV-Light Programmable Floating-Gate CMOS51,99 €![Design a Reversible Fault Tolerant Programmable Array Logic]( "Design a Reversible Fault Tolerant Programmable Array Logic")
Design a Reversible Fault Tolerant Programmable Array Logic23,99 €![Programmable Logic Controller and its Applications]( "Programmable Logic Controller and its Applications")
Programmable Logic Controller and its Applications26,99 €![Finite State Machine Logic Synthesis for Complex Programmable Logic Devices]( "Finite State Machine Logic Synthesis for Complex Programmable Logic Devices")
Finite State Machine Logic Synthesis for Complex Programmable Logic Devices74,99 €![Multiple Constant Multiplication Optimizations for Field Programmable Gate Arrays]( "Multiple Constant Multiplication Optimizations for Field Programmable Gate Arrays")
Multiple Constant Multiplication Optimizations for Field Programmable Gate Arrays37,99 €![A Flexible Framework for the Design of Programmable Parallel LFSRs]( "A Flexible Framework for the Design of Programmable Parallel LFSRs")
A Flexible Framework for the Design of Programmable Parallel LFSRs26,99 €![Advances in Design and Specification Languages for SoCs]( "Advances in Design and Specification Languages for SoCs")
Advances in Design and Specification Languages for SoCs110,99 €
With gate counts and system complexity growing rapidly, engineers have to find efficient ways of designing hardware integrated circuits. The advent of hardware description languages and synthesis methodologies improved designer productivity by raising the abstraction level. However, there is still a growing productivity gap between the number of transistors-per-chip that can be fabricated and the transistors-per-designer that can be effectively designed and verified. Various kinds of Intellectual Property cores are now widely available and are used in making ICs. These Systems on a chip (SOCs) generally contain a microprocessor as one of their IP cores in order to make them flexible. It is widely estimated that between 60%-80% of the design effort is dedicated to verification with almost half of that time spent in construction and debugging of the simulation environments. This book describes the building of a Programmable Wireless Receiver SOC using hardware-software coverification techniques. The CPU used is open-source, making it appropriate for teaching SOC verification as part of a university curriculum. The book can be used as a guideline for designing CPU-based SOCs.