Andere Kunden interessierten sich auch für
![Design of Magnitude Comparator Using Reversible Logic Gates]( "Design of Magnitude Comparator Using Reversible Logic Gates")
Design of Magnitude Comparator Using Reversible Logic Gates26,99 €![Digital CMOS Comparator Design using VLSI]( "Digital CMOS Comparator Design using VLSI")
Digital CMOS Comparator Design using VLSI40,99 €![Low Power High Performance Sequential Logic Design]( "Low Power High Performance Sequential Logic Design")
Low Power High Performance Sequential Logic Design32,99 €![Design of Prefix Adders Using Transmission Gate]( "Design of Prefix Adders Using Transmission Gate")
Design of Prefix Adders Using Transmission Gate23,99 €![High Speed Low Offset Power Efficient Dynamic CMOS Comparator]( "High Speed Low Offset Power Efficient Dynamic CMOS Comparator")
High Speed Low Offset Power Efficient Dynamic CMOS Comparator40,99 €![Design of Comparator for ADC's using CMOS current mirror]( "Design of Comparator for ADC's using CMOS current mirror")
Design of Comparator for ADC's using CMOS current mirror26,99 €![Low Power Asynchronous Logic design for Viterbi Decoders]( "Low Power Asynchronous Logic design for Viterbi Decoders")
Low Power Asynchronous Logic design for Viterbi Decoders26,99 €
The main objective of this book is to provide new low power, low area and low power delay product solution for Very Large Scale Integration (VLSI) designers. At circuit level, Hybrid PTL/CMOS logic style gives best results over CMOS only and PTL only. A fine cost-performance ratio comparator design based on modified 1's complement principle and conditional sum adder scheme using Hybrid PTL/CMOS logic style has been proposed in this report and the proposed design has small power dissipation, low power delay product and less area over various parameter ranges. Simulations are based on BSIM 3V3 90nm CMOS technology. It shows an 8-bit comparator of the proposed architecture only needs 154 transistors.