Andere Kunden interessierten sich auch für
![Offset Reduction Techniques in High-Speed Analog-To-Digital Converters]( "Offset Reduction Techniques in High-Speed Analog-To-Digital Converters")
Offset Reduction Techniques in High-Speed Analog-To-Digital Converters132,99 €![Design of Finfet Based Low Power High Speed and 3-bit Flash Adc]( "Design of Finfet Based Low Power High Speed and 3-bit Flash Adc")
Design of Finfet Based Low Power High Speed and 3-bit Flash Adc17,99 €![Principles and Practices of Low Power High Speed TIQ Based Flash ADC]( "Principles and Practices of Low Power High Speed TIQ Based Flash ADC")
Principles and Practices of Low Power High Speed TIQ Based Flash ADC32,99 €![Offset Reduction Techniques in High-Speed Analog-to-Digital Converters]( "Offset Reduction Techniques in High-Speed Analog-to-Digital Converters")
Offset Reduction Techniques in High-Speed Analog-to-Digital Converters142,99 €![Hands-On Guide to Flash Video]( "Hands-On Guide to Flash Video")
Hands-On Guide to Flash Video192,99 €![Digital-to-Analog Conversion in High Resolution Audio]( "Digital-to-Analog Conversion in High Resolution Audio")
Digital-to-Analog Conversion in High Resolution Audio44,99 €![Flash Memories]( "Flash Memories")
Flash Memories74,99 €
Flash Analog-to-Digital Converters (ADCs), targeting
optical communication standards, have been reported
in BiCMOS technology. CMOS implementation of such
designs faces two challenges. The first is to achieve
a high sampling speed, given the lower gain-bandwidth
of CMOS technology. The second challenge is to handle
the wide bandwidth of the input signal with certain
accuracy. Although the first problem can be relaxed
by using the time-interleaved architecture, the
second problem remains as a main obstacle to CMOS
implementation. Thus, this work analyzes the
bandwidth-accuracy product of flash ADCs, and
develops a circuit technique to improve the
bandwidth-accuracy product of flash ADCs in deep
submicron CMOS technologies. The performance
improvement that can be attained due to the proposed
circuit technique is demonstrated through the design
and implementation of a 6-bit 1.6-GS/s flash ADC in
0.13-Um CMOS technology.
This work is intended for researchers, graduate
students, and practicing engineers.
optical communication standards, have been reported
in BiCMOS technology. CMOS implementation of such
designs faces two challenges. The first is to achieve
a high sampling speed, given the lower gain-bandwidth
of CMOS technology. The second challenge is to handle
the wide bandwidth of the input signal with certain
accuracy. Although the first problem can be relaxed
by using the time-interleaved architecture, the
second problem remains as a main obstacle to CMOS
implementation. Thus, this work analyzes the
bandwidth-accuracy product of flash ADCs, and
develops a circuit technique to improve the
bandwidth-accuracy product of flash ADCs in deep
submicron CMOS technologies. The performance
improvement that can be attained due to the proposed
circuit technique is demonstrated through the design
and implementation of a 6-bit 1.6-GS/s flash ADC in
0.13-Um CMOS technology.
This work is intended for researchers, graduate
students, and practicing engineers.