Andere Kunden interessierten sich auch für
![High Speed Dynamic Comparator For High Speed ADCs]( "High Speed Dynamic Comparator For High Speed ADCs")
High Speed Dynamic Comparator For High Speed ADCs32,99 €![Architectures for High Dynamic Range CMOS Pipeline ADC conversion]( "Architectures for High Dynamic Range CMOS Pipeline ADC conversion")
Architectures for High Dynamic Range CMOS Pipeline ADC conversion43,99 €![Principles and Practices of Low Power High Speed TIQ Based Flash ADC]( "Principles and Practices of Low Power High Speed TIQ Based Flash ADC")
Principles and Practices of Low Power High Speed TIQ Based Flash ADC32,99 €![High Performance Comparator Design using Hybrid PTL/CMOS Logic Style]( "High Performance Comparator Design using Hybrid PTL/CMOS Logic Style")
High Performance Comparator Design using Hybrid PTL/CMOS Logic Style26,99 €![Digital CMOS Comparator Design using VLSI]( "Digital CMOS Comparator Design using VLSI")
Digital CMOS Comparator Design using VLSI40,99 €![Concept and Design of a High Speed Current Mode Based SAR ADC]( "Concept and Design of a High Speed Current Mode Based SAR ADC")
Concept and Design of a High Speed Current Mode Based SAR ADC40,99 €![High-Resolution and High-Speed Integrated CMOS AD Converters for Low-Power Applications]( "High-Resolution and High-Speed Integrated CMOS AD Converters for Low-Power Applications")
High-Resolution and High-Speed Integrated CMOS AD Converters for Low-Power Applications81,99 €
This book describes various Trade-Offs in Comparator Design especially in Analog & Mixed Signal VLSI Design. The various comparator designs have been illustrated in details with detailed analysis. Further, the analysis and design of a high speed low offset power efficient dynamic CMOS Comparator based on Fully Differential and Double Tail structure is presented. A novel concept of Fully Differential Double Tail Dynamic comparator (FDDTDC) realized with high-speed, low offset with optimized power and area than that of the conventional dynamic comparators is proposed. The end result reveals the potential of new proposed comparator architecture and design methodology for high-speed low offset power efficient applications.