Andere Kunden interessierten sich auch für
![Correct Hardware Design and Verification Methods]( "Correct Hardware Design and Verification Methods")
Correct Hardware Design and Verification Methods42,99 €![Embedded Computer Systems: Architectures, Modeling, and Simulation]( "Embedded Computer Systems: Architectures, Modeling, and Simulation")
Embedded Computer Systems: Architectures, Modeling, and Simulation42,99 €![Analog and Mixed-Signal Hardware Description Language]( "Analog and Mixed-Signal Hardware Description Language")
Analog and Mixed-Signal Hardware Description Language83,99 €![Analog and Mixed-Signal Hardware Description Language]( "Analog and Mixed-Signal Hardware Description Language")
Analog and Mixed-Signal Hardware Description Language74,99 €![Concurrency and Hardware Design]( "Concurrency and Hardware Design")
Concurrency and Hardware Design42,99 €![Formal Methods in Computer-Aided Design]( "Formal Methods in Computer-Aided Design")
Formal Methods in Computer-Aided Design42,99 €![A Practical Introduction to Computer Architecture]( "A Practical Introduction to Computer Architecture")
A Practical Introduction to Computer Architecture42,99 €
The exponential increase in transistor density on computer chips, supporting Moore¿s law now for four decades, poses new design challenges to engineers and computer scientists alike. New techniques for managing complexity must be developed if circuits are to take full advantage of the vast numbers of transistors available.
This book investigates both the design of high-level languages for hardware description and techniques involved in translating these high-level languages to silicon. The author introduces the first-order functional language SAFL, designed specifically for behavioral hardware description, and describes the implementation of its associated silicon compiler. Finally, the SAFL language is extended with pi-calculus style channels and channel passing and primitives for structural-level circuit description. The semantics of these languages is formalized and results are presented arising from the generation of real hardware exploiting these techniques.
This monograph is based on the author¿s PhD work conducted at the Computer Laboratory of the University of Cambridge, UK, under the supervision of Dr. Alan Mycroft.
In the mid 1960s, when a single chip contained an average of 50 transistors, Gordon Moore observed that integrated circuits were doubling in complexity every year. In an in?uential article published by Electronics Magazine in 1965, Moore predicted that this trend would continue for the next 10 years. Despite being criticized for its "unrealistic optimism," Moore's prediction has remained valid for far longer than even he imagined: today, chips built using state-- the-art techniques typically contain several million transistors. The advances in fabrication technology that have supported Moore's law for four decades have fuelled the computer revolution. However,this exponential increase in transistor density poses new design challenges to engineers and computer scientists alike. New techniques for managing complexity must be developed if circuits are to take full advantage of the vast numbers of transistors available. In this monograph we investigate both (i) the design of high-level languages for hardware description, and (ii) techniques involved in translating these hi- level languages to silicon. We propose SAFL, a ?rst-order functional language designedspeci?callyforbehavioralhardwaredescription,anddescribetheimp- mentation of its associated silicon compiler. We show that the high-level pr- erties of SAFL allow one to exploit program analyses and optimizations that are not employed in existing synthesis systems. Furthermore, since SAFL fully abstracts the low-leveldetails of the implementation technology, we show how it can be compiled to a range of di?erent design styles including fully synchronous design and globally asynchronous locally synchronous (GALS) circuits.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.
This book investigates both the design of high-level languages for hardware description and techniques involved in translating these high-level languages to silicon. The author introduces the first-order functional language SAFL, designed specifically for behavioral hardware description, and describes the implementation of its associated silicon compiler. Finally, the SAFL language is extended with pi-calculus style channels and channel passing and primitives for structural-level circuit description. The semantics of these languages is formalized and results are presented arising from the generation of real hardware exploiting these techniques.
This monograph is based on the author¿s PhD work conducted at the Computer Laboratory of the University of Cambridge, UK, under the supervision of Dr. Alan Mycroft.
In the mid 1960s, when a single chip contained an average of 50 transistors, Gordon Moore observed that integrated circuits were doubling in complexity every year. In an in?uential article published by Electronics Magazine in 1965, Moore predicted that this trend would continue for the next 10 years. Despite being criticized for its "unrealistic optimism," Moore's prediction has remained valid for far longer than even he imagined: today, chips built using state-- the-art techniques typically contain several million transistors. The advances in fabrication technology that have supported Moore's law for four decades have fuelled the computer revolution. However,this exponential increase in transistor density poses new design challenges to engineers and computer scientists alike. New techniques for managing complexity must be developed if circuits are to take full advantage of the vast numbers of transistors available. In this monograph we investigate both (i) the design of high-level languages for hardware description, and (ii) techniques involved in translating these hi- level languages to silicon. We propose SAFL, a ?rst-order functional language designedspeci?callyforbehavioralhardwaredescription,anddescribetheimp- mentation of its associated silicon compiler. We show that the high-level pr- erties of SAFL allow one to exploit program analyses and optimizations that are not employed in existing synthesis systems. Furthermore, since SAFL fully abstracts the low-leveldetails of the implementation technology, we show how it can be compiled to a range of di?erent design styles including fully synchronous design and globally asynchronous locally synchronous (GALS) circuits.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.