Andere Kunden interessierten sich auch für
![Digital Circuits Using Subthreshold Leakage Power Reduction Techniques]( "Digital Circuits Using Subthreshold Leakage Power Reduction Techniques")
Digital Circuits Using Subthreshold Leakage Power Reduction Techniques32,99 €![Microwave Ovens Leakage Reduction using Band-Reject Filter]( "Microwave Ovens Leakage Reduction using Band-Reject Filter")
Microwave Ovens Leakage Reduction using Band-Reject Filter32,99 €![Comparative Study on Reduction of Sub-Threshold Leakage Current]( "Comparative Study on Reduction of Sub-Threshold Leakage Current")
Comparative Study on Reduction of Sub-Threshold Leakage Current32,99 €![Low Leakage SRAM Memory]( "Low Leakage SRAM Memory")
Low Leakage SRAM Memory29,99 €![MISISFET and DQWRTD MOSFET for Low Power Applications]( "MISISFET and DQWRTD MOSFET for Low Power Applications")
MISISFET and DQWRTD MOSFET for Low Power Applications26,99 €![Techniques to address Last Stage Leakage Recovery and Dynamic IR Drop]( "Techniques to address Last Stage Leakage Recovery and Dynamic IR Drop")
Techniques to address Last Stage Leakage Recovery and Dynamic IR Drop32,99 €![OPTIMIZATION OF LEAKAGE POWER USING COMMON POWER FORMAT]( "OPTIMIZATION OF LEAKAGE POWER USING COMMON POWER FORMAT")
OPTIMIZATION OF LEAKAGE POWER USING COMMON POWER FORMAT26,99 €
With the advancement of process technology for fabrication of integrated circuits, the magnitude of variations in process parameters have increased and the parametric yield loss problem has become a serious concern of the fabrication houses. Thus, the traditional techniques for power and delay optimization in design automation tools can no longer be used effectively. This has opened up a challenge to the chip designers to design integrated circuits, which are variation tolerant and thereby having higher parametric yield. In this monograph, a single threshold voltage based approach is proposed that exhibits runtime leakage power reduction comparable to the existing dual threshold voltage assignment approaches and at the same time the proposed approach is less sensitive to process parameter variations. Again, this logic-level runtime leakage reduction technique is combined with multiple supply voltage assignment during high-level synthesis for total power reduction. It is believed that the proposed leakage power reduction technique will be useful in digital circuit design flow (logic-level and high-level syntheses) under process parameter variation.